H. Sato, M. Miyauchi, K. Sakuno, M. Akagi, M. Hasegawa, J. Twynam, K. Yamamura, T. Tomita
{"title":"凸点散热器技术——一种适用于大功率hbt的新型组装技术","authors":"H. Sato, M. Miyauchi, K. Sakuno, M. Akagi, M. Hasegawa, J. Twynam, K. Yamamura, T. Tomita","doi":"10.1109/GAAS.1993.394439","DOIUrl":null,"url":null,"abstract":"A novel assembly technique, bump heat sink (BHS), suitable for compound semiconductor power HBTs is proposed and demonstrated. In this technique, the heat generated in the transistor junction is effectively conducted away through a gold bump which is located on the top of each transistor unit. Using this technique, power transistors are demonstrated with power added efficiencies /spl eta//sub add/ of 74%, 66% and 61% for 5.0 W, 8.0 W and 10.0 W output CW, respectively, at 0.9 GHz with V/sub cc/=6 V. A three-stage HBT MMIC power amplifier for GSM class 4 is also demonstrated with /spl eta//sub add/ >55% at V/sub cc/=4 V CW operation.<<ETX>>","PeriodicalId":347339,"journal":{"name":"15th Annual GaAs IC Symposium","volume":"31 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-10-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"19","resultStr":"{\"title\":\"Bump heat sink technology - A novel assembly technology suitable for power HBTs\",\"authors\":\"H. Sato, M. Miyauchi, K. Sakuno, M. Akagi, M. Hasegawa, J. Twynam, K. Yamamura, T. Tomita\",\"doi\":\"10.1109/GAAS.1993.394439\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A novel assembly technique, bump heat sink (BHS), suitable for compound semiconductor power HBTs is proposed and demonstrated. In this technique, the heat generated in the transistor junction is effectively conducted away through a gold bump which is located on the top of each transistor unit. Using this technique, power transistors are demonstrated with power added efficiencies /spl eta//sub add/ of 74%, 66% and 61% for 5.0 W, 8.0 W and 10.0 W output CW, respectively, at 0.9 GHz with V/sub cc/=6 V. A three-stage HBT MMIC power amplifier for GSM class 4 is also demonstrated with /spl eta//sub add/ >55% at V/sub cc/=4 V CW operation.<<ETX>>\",\"PeriodicalId\":347339,\"journal\":{\"name\":\"15th Annual GaAs IC Symposium\",\"volume\":\"31 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1993-10-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"19\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"15th Annual GaAs IC Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/GAAS.1993.394439\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"15th Annual GaAs IC Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/GAAS.1993.394439","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Bump heat sink technology - A novel assembly technology suitable for power HBTs
A novel assembly technique, bump heat sink (BHS), suitable for compound semiconductor power HBTs is proposed and demonstrated. In this technique, the heat generated in the transistor junction is effectively conducted away through a gold bump which is located on the top of each transistor unit. Using this technique, power transistors are demonstrated with power added efficiencies /spl eta//sub add/ of 74%, 66% and 61% for 5.0 W, 8.0 W and 10.0 W output CW, respectively, at 0.9 GHz with V/sub cc/=6 V. A three-stage HBT MMIC power amplifier for GSM class 4 is also demonstrated with /spl eta//sub add/ >55% at V/sub cc/=4 V CW operation.<>
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
