基于DPCM图像压缩技术的SLAM应用流特征提取加速器

Zhiyuan Wang, Zhuo Zhang, Haowen Chen
{"title":"基于DPCM图像压缩技术的SLAM应用流特征提取加速器","authors":"Zhiyuan Wang, Zhuo Zhang, Haowen Chen","doi":"10.1109/ASICON52560.2021.9620342","DOIUrl":null,"url":null,"abstract":"The extraction of feature points plays a significant role in simultaneous localization and mapping (SLAM) applications. However, in the streaming architecture of the feature extraction, sizable row buffers are required to store data, usually occupying a large proportion of the hardware area. To ameliorate this problem, in this paper, we propose a streaming feature extraction architecture with narrower row buffers, combined with the differential pulse-code modulation (DPCM) image compression technique. Meanwhile, we improve the data flow to omit the compressions and decompressions in the critical data path by employing a novel strategy of transposing DPCM decompression and linear operation (TDDLO). Moreover, the calculations are further simplified by introducing an approximate algorithm of the rotation calculation. Consequently, the hardware costs are notably saved, while the impact of DPCM compression on power, latency, and accuracy is mitigated. The experimental results reveal at least a 32% reduction in memory compared with state-of-the-art architectures. Simulated by TSMC 28nm CMOS technology, the proposed architecture can process full-HD (1920×1080) images at 241 fps and consume only 52.7 mW power, while the normalized absolute trajectory error increases slightly by 0.2% on the TUM dataset.","PeriodicalId":233584,"journal":{"name":"2021 IEEE 14th International Conference on ASIC (ASICON)","volume":"39 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Streaming Feature Extraction Accelerator using DPCM Image Compression Technique for SLAM Applications\",\"authors\":\"Zhiyuan Wang, Zhuo Zhang, Haowen Chen\",\"doi\":\"10.1109/ASICON52560.2021.9620342\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The extraction of feature points plays a significant role in simultaneous localization and mapping (SLAM) applications. However, in the streaming architecture of the feature extraction, sizable row buffers are required to store data, usually occupying a large proportion of the hardware area. To ameliorate this problem, in this paper, we propose a streaming feature extraction architecture with narrower row buffers, combined with the differential pulse-code modulation (DPCM) image compression technique. Meanwhile, we improve the data flow to omit the compressions and decompressions in the critical data path by employing a novel strategy of transposing DPCM decompression and linear operation (TDDLO). Moreover, the calculations are further simplified by introducing an approximate algorithm of the rotation calculation. Consequently, the hardware costs are notably saved, while the impact of DPCM compression on power, latency, and accuracy is mitigated. The experimental results reveal at least a 32% reduction in memory compared with state-of-the-art architectures. Simulated by TSMC 28nm CMOS technology, the proposed architecture can process full-HD (1920×1080) images at 241 fps and consume only 52.7 mW power, while the normalized absolute trajectory error increases slightly by 0.2% on the TUM dataset.\",\"PeriodicalId\":233584,\"journal\":{\"name\":\"2021 IEEE 14th International Conference on ASIC (ASICON)\",\"volume\":\"39 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-10-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE 14th International Conference on ASIC (ASICON)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASICON52560.2021.9620342\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE 14th International Conference on ASIC (ASICON)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASICON52560.2021.9620342","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

特征点的提取在同时定位与制图(SLAM)应用中起着至关重要的作用。然而,在特征提取的流架构中,需要相当大的行缓冲区来存储数据,通常占用很大比例的硬件面积。为了改善这一问题,本文提出了一种具有更窄行缓冲的流特征提取架构,并结合差分脉冲编码调制(DPCM)图像压缩技术。同时,我们采用了一种新颖的转置DPCM解压缩和线性操作(TDDLO)策略,改进了数据流,省略了关键数据路径上的压缩和解压缩。此外,通过引入旋转计算的近似算法,进一步简化了计算。因此,大大节省了硬件成本,同时减轻了DPCM压缩对功耗、延迟和精度的影响。实验结果显示,与最先进的架构相比,内存至少减少了32%。采用台积电28nm CMOS技术进行仿真,该架构可以以241 fps的速度处理全高清(1920×1080)图像,功耗仅为52.7 mW,而在TUM数据集上,归一化绝对轨迹误差略微增加0.2%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Streaming Feature Extraction Accelerator using DPCM Image Compression Technique for SLAM Applications
The extraction of feature points plays a significant role in simultaneous localization and mapping (SLAM) applications. However, in the streaming architecture of the feature extraction, sizable row buffers are required to store data, usually occupying a large proportion of the hardware area. To ameliorate this problem, in this paper, we propose a streaming feature extraction architecture with narrower row buffers, combined with the differential pulse-code modulation (DPCM) image compression technique. Meanwhile, we improve the data flow to omit the compressions and decompressions in the critical data path by employing a novel strategy of transposing DPCM decompression and linear operation (TDDLO). Moreover, the calculations are further simplified by introducing an approximate algorithm of the rotation calculation. Consequently, the hardware costs are notably saved, while the impact of DPCM compression on power, latency, and accuracy is mitigated. The experimental results reveal at least a 32% reduction in memory compared with state-of-the-art architectures. Simulated by TSMC 28nm CMOS technology, the proposed architecture can process full-HD (1920×1080) images at 241 fps and consume only 52.7 mW power, while the normalized absolute trajectory error increases slightly by 0.2% on the TUM dataset.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信