一种具有瞬时正弦余弦计算的交流电源线数字锁相环电路

R. Cayssials, O. Alimenti, E. Ferro
{"title":"一种具有瞬时正弦余弦计算的交流电源线数字锁相环电路","authors":"R. Cayssials, O. Alimenti, E. Ferro","doi":"10.1109/SPL.2008.4547731","DOIUrl":null,"url":null,"abstract":"In this paper we propose a digital architecture to implement a PLL for a sinusoidal analog input. This kind of components is intended for synchronization between the voltage (current) of a AC power line and a voltage (current) synthesized by a converter. The architecture is based on binary-rate multiplers modules and generates the sine and the cosine values of the sinusoidal input reference. Most of PLLs implemented for those applications utilise analog components whose performance are mainly limited by power supply noise coupling. Besides, they require calibrations to avoid precision errors. Our approach proposes a fully digital implementation of a PLL and consequently it is immune to most of the interferences and calibrating errors of analog PLLs. Experimental and theoretical results conclude that the architecture proposed could be suitable for most of the applications where this kind of PLLs is applied.","PeriodicalId":372678,"journal":{"name":"2008 4th Southern Conference on Programmable Logic","volume":"15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-03-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Digital PLL Circuit for AC Power Lines with Instantaneous Sine and Cosine Computation\",\"authors\":\"R. Cayssials, O. Alimenti, E. Ferro\",\"doi\":\"10.1109/SPL.2008.4547731\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we propose a digital architecture to implement a PLL for a sinusoidal analog input. This kind of components is intended for synchronization between the voltage (current) of a AC power line and a voltage (current) synthesized by a converter. The architecture is based on binary-rate multiplers modules and generates the sine and the cosine values of the sinusoidal input reference. Most of PLLs implemented for those applications utilise analog components whose performance are mainly limited by power supply noise coupling. Besides, they require calibrations to avoid precision errors. Our approach proposes a fully digital implementation of a PLL and consequently it is immune to most of the interferences and calibrating errors of analog PLLs. Experimental and theoretical results conclude that the architecture proposed could be suitable for most of the applications where this kind of PLLs is applied.\",\"PeriodicalId\":372678,\"journal\":{\"name\":\"2008 4th Southern Conference on Programmable Logic\",\"volume\":\"15 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-03-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 4th Southern Conference on Programmable Logic\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SPL.2008.4547731\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 4th Southern Conference on Programmable Logic","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SPL.2008.4547731","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

在本文中,我们提出了一个数字架构来实现一个锁相环的正弦模拟输入。这种元件用于交流电源线的电压(电流)和转换器合成的电压(电流)之间的同步。该架构基于二进制倍率乘法器模块,并生成正弦输入参考的正弦和余弦值。为这些应用实现的大多数锁相环利用模拟元件,其性能主要受电源噪声耦合的限制。此外,它们需要校准以避免精度误差。我们的方法提出了锁相环的全数字实现,因此它不受模拟锁相环的大多数干扰和校准误差的影响。实验和理论结果表明,所提出的结构可以适用于这种锁相环的大多数应用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Digital PLL Circuit for AC Power Lines with Instantaneous Sine and Cosine Computation
In this paper we propose a digital architecture to implement a PLL for a sinusoidal analog input. This kind of components is intended for synchronization between the voltage (current) of a AC power line and a voltage (current) synthesized by a converter. The architecture is based on binary-rate multiplers modules and generates the sine and the cosine values of the sinusoidal input reference. Most of PLLs implemented for those applications utilise analog components whose performance are mainly limited by power supply noise coupling. Besides, they require calibrations to avoid precision errors. Our approach proposes a fully digital implementation of a PLL and consequently it is immune to most of the interferences and calibrating errors of analog PLLs. Experimental and theoretical results conclude that the architecture proposed could be suitable for most of the applications where this kind of PLLs is applied.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信