基于130 nm CMOS技术的fQmax = 14.2GHz接地有源电感设计优化

M. Pandey, A. Canelas, R. Póvoa, J. Torres, J. Costa Freire, N. Lourenço, N. Horta
{"title":"基于130 nm CMOS技术的fQmax = 14.2GHz接地有源电感设计优化","authors":"M. Pandey, A. Canelas, R. Póvoa, J. Torres, J. Costa Freire, N. Lourenço, N. Horta","doi":"10.1109/SMACD.2015.7301693","DOIUrl":null,"url":null,"abstract":"This paper presents a novel design of an active inductor based on the topology of Manetakis regulated cascode active inductor. The aim of this work is to enhance the manual design of active inductors by using AIDA-C design automation methodology. The circuit is manually designed using a 130 nm CMOS technology in Cadence® to obtain an Inductor operating at 14.2GHz. The sizing of the proposed active inductor has later been optimized using AIDA-C, a state-of-the-art multi-objective multi-constraint circuit-level optimization tool. The AIDA-C circuit sizing tool was able to achieve active inductor's solutions with higher quality factor, higher inductance at the operating frequency and also higher bandwidth than the manually designed solution, with the additional surplus of presenting a set of alternative Pareto optimal solutions that enables the designer to choose the most suitable circuit.","PeriodicalId":207878,"journal":{"name":"2015 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","volume":"28 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-10-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"Grounded active inductors design optimization for fQmax = 14.2GHz using a 130 nm CMOS technology\",\"authors\":\"M. Pandey, A. Canelas, R. Póvoa, J. Torres, J. Costa Freire, N. Lourenço, N. Horta\",\"doi\":\"10.1109/SMACD.2015.7301693\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a novel design of an active inductor based on the topology of Manetakis regulated cascode active inductor. The aim of this work is to enhance the manual design of active inductors by using AIDA-C design automation methodology. The circuit is manually designed using a 130 nm CMOS technology in Cadence® to obtain an Inductor operating at 14.2GHz. The sizing of the proposed active inductor has later been optimized using AIDA-C, a state-of-the-art multi-objective multi-constraint circuit-level optimization tool. The AIDA-C circuit sizing tool was able to achieve active inductor's solutions with higher quality factor, higher inductance at the operating frequency and also higher bandwidth than the manually designed solution, with the additional surplus of presenting a set of alternative Pareto optimal solutions that enables the designer to choose the most suitable circuit.\",\"PeriodicalId\":207878,\"journal\":{\"name\":\"2015 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)\",\"volume\":\"28 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-10-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SMACD.2015.7301693\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SMACD.2015.7301693","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9

摘要

本文提出了一种基于Manetakis调节级联码有源电感拓扑结构的有源电感的新设计。本研究的目的是利用AIDA-C设计自动化方法来提高有源电感器的手工设计。该电路采用Cadence®的130 nm CMOS技术手工设计,以获得工作在14.2GHz的电感器。所提出的有源电感的尺寸后来使用AIDA-C进行了优化,AIDA-C是一种最先进的多目标多约束电路级优化工具。AIDA-C电路尺寸测量工具能够获得比人工设计方案具有更高质量因数、更高工作频率电感和更高带宽的有源电感方案,并提供一组可选的Pareto最优方案,使设计人员能够选择最合适的电路。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Grounded active inductors design optimization for fQmax = 14.2GHz using a 130 nm CMOS technology
This paper presents a novel design of an active inductor based on the topology of Manetakis regulated cascode active inductor. The aim of this work is to enhance the manual design of active inductors by using AIDA-C design automation methodology. The circuit is manually designed using a 130 nm CMOS technology in Cadence® to obtain an Inductor operating at 14.2GHz. The sizing of the proposed active inductor has later been optimized using AIDA-C, a state-of-the-art multi-objective multi-constraint circuit-level optimization tool. The AIDA-C circuit sizing tool was able to achieve active inductor's solutions with higher quality factor, higher inductance at the operating frequency and also higher bandwidth than the manually designed solution, with the additional surplus of presenting a set of alternative Pareto optimal solutions that enables the designer to choose the most suitable circuit.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信