Antonio J. Pérez-Ávila, E. Pérez, J. Roldán, C. Wenger, F. Jiménez-Molinos
{"title":"基于矩阵向量乘法的多电平忆阻器:离散化方法的影响","authors":"Antonio J. Pérez-Ávila, E. Pérez, J. Roldán, C. Wenger, F. Jiménez-Molinos","doi":"10.1109/CDE52135.2021.9455724","DOIUrl":null,"url":null,"abstract":"A study on the use of memristors with discrete multilevel capability for the implementation of matrix-vector multiplication (MVM) is presented. We focus our analysis on the role of the discretization methodology employed to translate the matrix coefficients into the memristor device conductive levels. The implications on the MVM configurations are analysed in the context of hardware neural networks, oriented to the optimization of neuromorphic computing algorithms.","PeriodicalId":267404,"journal":{"name":"2021 13th Spanish Conference on Electron Devices (CDE)","volume":"61 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Multilevel memristor based matrix-vector multiplication: influence of the discretization method\",\"authors\":\"Antonio J. Pérez-Ávila, E. Pérez, J. Roldán, C. Wenger, F. Jiménez-Molinos\",\"doi\":\"10.1109/CDE52135.2021.9455724\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A study on the use of memristors with discrete multilevel capability for the implementation of matrix-vector multiplication (MVM) is presented. We focus our analysis on the role of the discretization methodology employed to translate the matrix coefficients into the memristor device conductive levels. The implications on the MVM configurations are analysed in the context of hardware neural networks, oriented to the optimization of neuromorphic computing algorithms.\",\"PeriodicalId\":267404,\"journal\":{\"name\":\"2021 13th Spanish Conference on Electron Devices (CDE)\",\"volume\":\"61 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-06-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 13th Spanish Conference on Electron Devices (CDE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CDE52135.2021.9455724\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 13th Spanish Conference on Electron Devices (CDE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CDE52135.2021.9455724","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Multilevel memristor based matrix-vector multiplication: influence of the discretization method
A study on the use of memristors with discrete multilevel capability for the implementation of matrix-vector multiplication (MVM) is presented. We focus our analysis on the role of the discretization methodology employed to translate the matrix coefficients into the memristor device conductive levels. The implications on the MVM configurations are analysed in the context of hardware neural networks, oriented to the optimization of neuromorphic computing algorithms.