基于CMOS技术实现的LMS FIR并行自适应滤波器

R. Dlugosz, T. Talaśka, T. Nikolic, G. Nikolic
{"title":"基于CMOS技术实现的LMS FIR并行自适应滤波器","authors":"R. Dlugosz, T. Talaśka, T. Nikolic, G. Nikolic","doi":"10.1109/MIEL.2019.8889595","DOIUrl":null,"url":null,"abstract":"The paper presents an adaptive Finite Impulse Response (FIR) filter implemented at the transistor level in the CMOS technology. The filter is based on the LMS (least mean squares) adaptation algorithm. We applied several solutions that allows for simplifications of the hardware structure of the filter. One of them is to eliminate the division operation, replacing it with the bit-shifting operation. Parallel operation of the blocks representing particular filter coefficients allows to achieve operating speeds that are independent on the filter order. Main components of the filter were designed in the CMOS 130 nm technology and verified by means of laboratory tests, while selected structures of the overall filter have been examined by means of transistor-level simulations.","PeriodicalId":391606,"journal":{"name":"2019 IEEE 31st International Conference on Microelectronics (MIEL)","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A Parallel Adaptive LMS FIR Filter Realized in CMOS Technology\",\"authors\":\"R. Dlugosz, T. Talaśka, T. Nikolic, G. Nikolic\",\"doi\":\"10.1109/MIEL.2019.8889595\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The paper presents an adaptive Finite Impulse Response (FIR) filter implemented at the transistor level in the CMOS technology. The filter is based on the LMS (least mean squares) adaptation algorithm. We applied several solutions that allows for simplifications of the hardware structure of the filter. One of them is to eliminate the division operation, replacing it with the bit-shifting operation. Parallel operation of the blocks representing particular filter coefficients allows to achieve operating speeds that are independent on the filter order. Main components of the filter were designed in the CMOS 130 nm technology and verified by means of laboratory tests, while selected structures of the overall filter have been examined by means of transistor-level simulations.\",\"PeriodicalId\":391606,\"journal\":{\"name\":\"2019 IEEE 31st International Conference on Microelectronics (MIEL)\",\"volume\":\"14 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE 31st International Conference on Microelectronics (MIEL)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MIEL.2019.8889595\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE 31st International Conference on Microelectronics (MIEL)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MIEL.2019.8889595","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

提出了一种利用CMOS技术在晶体管级实现的自适应有限脉冲响应滤波器。该滤波器基于LMS(最小均方)自适应算法。我们采用了几种解决方案,以简化滤波器的硬件结构。其中之一是消除除法运算,代之以移位运算。表示特定滤波器系数的块的并行操作允许实现独立于滤波器顺序的操作速度。采用CMOS 130 nm工艺设计了滤波器的主要部件,并通过实验室测试进行了验证,同时通过晶体管级仿真对滤波器的整体结构进行了验证。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Parallel Adaptive LMS FIR Filter Realized in CMOS Technology
The paper presents an adaptive Finite Impulse Response (FIR) filter implemented at the transistor level in the CMOS technology. The filter is based on the LMS (least mean squares) adaptation algorithm. We applied several solutions that allows for simplifications of the hardware structure of the filter. One of them is to eliminate the division operation, replacing it with the bit-shifting operation. Parallel operation of the blocks representing particular filter coefficients allows to achieve operating speeds that are independent on the filter order. Main components of the filter were designed in the CMOS 130 nm technology and verified by means of laboratory tests, while selected structures of the overall filter have been examined by means of transistor-level simulations.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信