一个定点多媒体协处理器,具有50Mvertices/s可编程SIMD顶点着色器,用于移动应用程序

Ju-Ho Sohn, Jeong-Ho Woo, Ramchan Woo, H. Yoo
{"title":"一个定点多媒体协处理器,具有50Mvertices/s可编程SIMD顶点着色器,用于移动应用程序","authors":"Ju-Ho Sohn, Jeong-Ho Woo, Ramchan Woo, H. Yoo","doi":"10.1109/ESSCIR.2005.1541596","DOIUrl":null,"url":null,"abstract":"A fixed-point multimedia coprocessor is designed and integrated into an ARM-10 based mobile graphics processor for portable 2D and 3D multimedia applications. The user-programmable SIMD vertex shader with ARM-10 co-processor architecture realizes advanced 3D graphics algorithms and various multimedia functions. Different from conventional ARM coprocessor architecture, the multimedia coprocessor implements dual operations, by which parallel and streaming multimedia processing is enabled in mobile applications. For low power consumption, fixed-point SIMD datapath is designed with instruction-wise clock gating. The co-processor takes 10.2mm/sup 2/ in 0.18/spl mu/m 6-metal standard CMOS logic process and achieves 50Mvertices/s graphics performance with 75.4mW power consumption.","PeriodicalId":239980,"journal":{"name":"Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.","volume":"41 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-12-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"A fixed-point multimedia coprocessor with 50Mvertices/s programmable SIMD vertex shader for mobile applications\",\"authors\":\"Ju-Ho Sohn, Jeong-Ho Woo, Ramchan Woo, H. Yoo\",\"doi\":\"10.1109/ESSCIR.2005.1541596\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A fixed-point multimedia coprocessor is designed and integrated into an ARM-10 based mobile graphics processor for portable 2D and 3D multimedia applications. The user-programmable SIMD vertex shader with ARM-10 co-processor architecture realizes advanced 3D graphics algorithms and various multimedia functions. Different from conventional ARM coprocessor architecture, the multimedia coprocessor implements dual operations, by which parallel and streaming multimedia processing is enabled in mobile applications. For low power consumption, fixed-point SIMD datapath is designed with instruction-wise clock gating. The co-processor takes 10.2mm/sup 2/ in 0.18/spl mu/m 6-metal standard CMOS logic process and achieves 50Mvertices/s graphics performance with 75.4mW power consumption.\",\"PeriodicalId\":239980,\"journal\":{\"name\":\"Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.\",\"volume\":\"41 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-12-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIR.2005.1541596\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIR.2005.1541596","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

一个定点多媒体协处理器被设计并集成到一个基于ARM-10的移动图形处理器中,用于便携式2D和3D多媒体应用。用户可编程的SIMD顶点着色器采用ARM-10协处理器架构,实现了先进的三维图形算法和各种多媒体功能。与传统的ARM协处理器架构不同,多媒体协处理器实现了双重操作,从而在移动应用中实现了并行和流媒体处理。为了降低功耗,定点SIMD数据通路设计了指令型时钟门控。协处理器采用0.18/spl mu/m 6金属标准CMOS逻辑工艺,功耗为75.4mW,图形性能为50Mvertices/s。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A fixed-point multimedia coprocessor with 50Mvertices/s programmable SIMD vertex shader for mobile applications
A fixed-point multimedia coprocessor is designed and integrated into an ARM-10 based mobile graphics processor for portable 2D and 3D multimedia applications. The user-programmable SIMD vertex shader with ARM-10 co-processor architecture realizes advanced 3D graphics algorithms and various multimedia functions. Different from conventional ARM coprocessor architecture, the multimedia coprocessor implements dual operations, by which parallel and streaming multimedia processing is enabled in mobile applications. For low power consumption, fixed-point SIMD datapath is designed with instruction-wise clock gating. The co-processor takes 10.2mm/sup 2/ in 0.18/spl mu/m 6-metal standard CMOS logic process and achieves 50Mvertices/s graphics performance with 75.4mW power consumption.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信