{"title":"高压NMOS采用0.5 /spl μ m CMOS技术,用于快速开关应用","authors":"P. Santos, H. Quaresma, A.P. Silva, M. Lança","doi":"10.1109/ISIE.2003.1267302","DOIUrl":null,"url":null,"abstract":"This paper describes high-voltage NMOS devices implementation in a deep submicron 0.5 /spl mu/m CMOS process, only resorting to design layout strategies. Experiments show the viability of using the Gate-Shift technique to improve devices breakdown voltage to circa 29 V, while other electrical parameters are kept at reasonable values. From the availability of these high voltage NMOS transistors it can be concluded that designers can resort to last generation CMOS processes to develop cost smart power integrated circuits.","PeriodicalId":166431,"journal":{"name":"2003 IEEE International Symposium on Industrial Electronics ( Cat. No.03TH8692)","volume":"9 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"High-voltage NMOS in 0.5 /spl mu/m CMOS technology for fast switching applications\",\"authors\":\"P. Santos, H. Quaresma, A.P. Silva, M. Lança\",\"doi\":\"10.1109/ISIE.2003.1267302\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes high-voltage NMOS devices implementation in a deep submicron 0.5 /spl mu/m CMOS process, only resorting to design layout strategies. Experiments show the viability of using the Gate-Shift technique to improve devices breakdown voltage to circa 29 V, while other electrical parameters are kept at reasonable values. From the availability of these high voltage NMOS transistors it can be concluded that designers can resort to last generation CMOS processes to develop cost smart power integrated circuits.\",\"PeriodicalId\":166431,\"journal\":{\"name\":\"2003 IEEE International Symposium on Industrial Electronics ( Cat. No.03TH8692)\",\"volume\":\"9 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-06-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2003 IEEE International Symposium on Industrial Electronics ( Cat. No.03TH8692)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISIE.2003.1267302\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2003 IEEE International Symposium on Industrial Electronics ( Cat. No.03TH8692)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISIE.2003.1267302","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
摘要
本文描述了在深亚微米0.5 /spl μ m CMOS工艺中实现高压NMOS器件,仅依靠设计布局策略。实验表明,在其他电气参数保持在合理值的情况下,使用Gate-Shift技术将器件击穿电压提高到29 V左右是可行的。从这些高压NMOS晶体管的可用性可以得出结论,设计人员可以采用上一代CMOS工艺来开发成本智能的功率集成电路。
High-voltage NMOS in 0.5 /spl mu/m CMOS technology for fast switching applications
This paper describes high-voltage NMOS devices implementation in a deep submicron 0.5 /spl mu/m CMOS process, only resorting to design layout strategies. Experiments show the viability of using the Gate-Shift technique to improve devices breakdown voltage to circa 29 V, while other electrical parameters are kept at reasonable values. From the availability of these high voltage NMOS transistors it can be concluded that designers can resort to last generation CMOS processes to develop cost smart power integrated circuits.