亚阈值差分放大器直流偏置建模与噪声最小化

2010 IEEE Computer Society Annual Symposium on VLSI Pub Date : 2010-07-05 DOI:10.1109/ISVLSI.2010.46

Kapil K. Rajput, Anil K. Saini, S. C. Bose

{"title":"亚阈值差分放大器直流偏置建模与噪声最小化","authors":"Kapil K. Rajput, Anil K. Saini, S. C. Bose","doi":"10.1109/ISVLSI.2010.46","DOIUrl":null,"url":null,"abstract":"This work presents the rigorous formulation of input referred offset voltage for differential amplifier, having the input pair devices in subthreshold region of operation. The formulation has been verified in 0.35 μm and 0.18 μm CMOS technologies by using Monte Carlo Simulation. Minimization of 1/f noise is the additional advantage of this method.","PeriodicalId":187530,"journal":{"name":"2010 IEEE Computer Society Annual Symposium on VLSI","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-07-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"DC Offset Modeling and Noise Minimization for Differential Amplifier in Subthreshold Operation\",\"authors\":\"Kapil K. Rajput, Anil K. Saini, S. C. Bose\",\"doi\":\"10.1109/ISVLSI.2010.46\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work presents the rigorous formulation of input referred offset voltage for differential amplifier, having the input pair devices in subthreshold region of operation. The formulation has been verified in 0.35 μm and 0.18 μm CMOS technologies by using Monte Carlo Simulation. Minimization of 1/f noise is the additional advantage of this method.\",\"PeriodicalId\":187530,\"journal\":{\"name\":\"2010 IEEE Computer Society Annual Symposium on VLSI\",\"volume\":\"17 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-07-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 IEEE Computer Society Annual Symposium on VLSI\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISVLSI.2010.46\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE Computer Society Annual Symposium on VLSI","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISVLSI.2010.46","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 5

摘要

本文给出了差分放大器输入参考偏置电压的严格公式，其输入对器件处于工作的亚阈值区域。通过蒙特卡罗仿真，在0.35 μm和0.18 μm CMOS工艺上对该公式进行了验证。最小化1/f噪声是这种方法的另一个优点。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

DC Offset Modeling and Noise Minimization for Differential Amplifier in Subthreshold Operation

This work presents the rigorous formulation of input referred offset voltage for differential amplifier, having the input pair devices in subthreshold region of operation. The formulation has been verified in 0.35 μm and 0.18 μm CMOS technologies by using Monte Carlo Simulation. Minimization of 1/f noise is the additional advantage of this method.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2010 IEEE Computer Society Annual Symposium on VLSI

自引率

0.00%

发文量