V. Hakkarainen, M. Aho, L. Sumanen, M. Waltati, K. Halonen
{"title":"14b 200MHz中频采样A/D转换器，79.9dB SFDR","authors":"V. Hakkarainen, M. Aho, L. Sumanen, M. Waltati, K. Halonen","doi":"10.1109/NORCHP.2004.1423850","DOIUrl":null,"url":null,"abstract":"This paper presents a 14-bit, 100-MS/s time-interleaved pipeline ADC, which samples input signal from 210-MHz IF-band. Digital self-calibration is employed to compensate gain mismatch and offset between time-interleaved channels as well as mismatches arised from a single ADC channel. A timing skew-insensitive parallel S/H circuit is utilized in order to avoid timing skew between parallel ADC channels. The ADC, fabricated in a 0.35- pm BiCMOS (SiGe) takes an area of 10.2 mm2 reaches an ENOB of 11.4 bits with a 79.9-dB SFDR at 192.5- MHz input and draws 1.4 W from a 3.0-V supply.","PeriodicalId":208182,"journal":{"name":"Proceedings Norchip Conference, 2004.","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-11-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A 14b 200MHz IF-sampling A/D converter with 79.9dB SFDR\",\"authors\":\"V. Hakkarainen, M. Aho, L. Sumanen, M. Waltati, K. Halonen\",\"doi\":\"10.1109/NORCHP.2004.1423850\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a 14-bit, 100-MS/s time-interleaved pipeline ADC, which samples input signal from 210-MHz IF-band. Digital self-calibration is employed to compensate gain mismatch and offset between time-interleaved channels as well as mismatches arised from a single ADC channel. A timing skew-insensitive parallel S/H circuit is utilized in order to avoid timing skew between parallel ADC channels. The ADC, fabricated in a 0.35- pm BiCMOS (SiGe) takes an area of 10.2 mm2 reaches an ENOB of 11.4 bits with a 79.9-dB SFDR at 192.5- MHz input and draws 1.4 W from a 3.0-V supply.\",\"PeriodicalId\":208182,\"journal\":{\"name\":\"Proceedings Norchip Conference, 2004.\",\"volume\":\"12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-11-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings Norchip Conference, 2004.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NORCHP.2004.1423850\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings Norchip Conference, 2004.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NORCHP.2004.1423850","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 14b 200MHz IF-sampling A/D converter with 79.9dB SFDR
This paper presents a 14-bit, 100-MS/s time-interleaved pipeline ADC, which samples input signal from 210-MHz IF-band. Digital self-calibration is employed to compensate gain mismatch and offset between time-interleaved channels as well as mismatches arised from a single ADC channel. A timing skew-insensitive parallel S/H circuit is utilized in order to avoid timing skew between parallel ADC channels. The ADC, fabricated in a 0.35- pm BiCMOS (SiGe) takes an area of 10.2 mm2 reaches an ENOB of 11.4 bits with a 79.9-dB SFDR at 192.5- MHz input and draws 1.4 W from a 3.0-V supply.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
