一种稳定的编程脉冲发生器,用于高速编程的单电源电压闪存

T. Tanzawa, T. Tanaka
{"title":"一种稳定的编程脉冲发生器,用于高速编程的单电源电压闪存","authors":"T. Tanzawa, T. Tanaka","doi":"10.1109/VLSIC.1995.520691","DOIUrl":null,"url":null,"abstract":"This paper describes a stable programming pulse generator to reduce not only the pumping-up time under a low power supply voltage condition, but also the power consumption under a high power supply voltage condition. Moreover, the fluctuation of the programming pulse width is controlled within /spl plusmn/0.5% under the condition of a power supply voltage fluctuation of /spl plusmn/20%. As a result, the increase of the programming pulse width under the low voltage condition is eliminated, and the total programming time can be reduced by about 30%. Furthermore, the proposed 10/spl mu/s delay circuit area can be reduced to 42% of the conventional one.","PeriodicalId":256846,"journal":{"name":"Digest of Technical Papers., Symposium on VLSI Circuits.","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-06-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A stable programming pulse generator for high-speed programming single power supply voltage flash memories\",\"authors\":\"T. Tanzawa, T. Tanaka\",\"doi\":\"10.1109/VLSIC.1995.520691\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes a stable programming pulse generator to reduce not only the pumping-up time under a low power supply voltage condition, but also the power consumption under a high power supply voltage condition. Moreover, the fluctuation of the programming pulse width is controlled within /spl plusmn/0.5% under the condition of a power supply voltage fluctuation of /spl plusmn/20%. As a result, the increase of the programming pulse width under the low voltage condition is eliminated, and the total programming time can be reduced by about 30%. Furthermore, the proposed 10/spl mu/s delay circuit area can be reduced to 42% of the conventional one.\",\"PeriodicalId\":256846,\"journal\":{\"name\":\"Digest of Technical Papers., Symposium on VLSI Circuits.\",\"volume\":\"27 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-06-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Digest of Technical Papers., Symposium on VLSI Circuits.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.1995.520691\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Digest of Technical Papers., Symposium on VLSI Circuits.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.1995.520691","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文介绍了一种稳定的可编程脉冲发生器,既减少了低电压条件下的泵浦时间,又减少了高电压条件下的功耗。此外,在电源电压波动为/spl plusmn/20%的情况下,编程脉冲宽度的波动控制在/spl plusmn/0.5%以内。因此,消除了低电压条件下编程脉冲宽度的增加,总编程时间可减少约30%。此外,所提出的10/spl mu/s延迟电路的面积可减少到传统电路的42%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A stable programming pulse generator for high-speed programming single power supply voltage flash memories
This paper describes a stable programming pulse generator to reduce not only the pumping-up time under a low power supply voltage condition, but also the power consumption under a high power supply voltage condition. Moreover, the fluctuation of the programming pulse width is controlled within /spl plusmn/0.5% under the condition of a power supply voltage fluctuation of /spl plusmn/20%. As a result, the increase of the programming pulse width under the low voltage condition is eliminated, and the total programming time can be reduced by about 30%. Furthermore, the proposed 10/spl mu/s delay circuit area can be reduced to 42% of the conventional one.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信