利用并行时间交错DAC核的高速AWG

2020 IEEE International Instrumentation and Measurement Technology Conference (I2MTC) Pub Date : 2020-05-01 DOI:10.1109/I2MTC43012.2020.9129138

M. D’Arco, L. Angrisani, P. Monsurrò, A. Trifiletti

{"title":"利用并行时间交错DAC核的高速AWG","authors":"M. D’Arco, L. Angrisani, P. Monsurrò, A. Trifiletti","doi":"10.1109/I2MTC43012.2020.9129138","DOIUrl":null,"url":null,"abstract":"An arbitrary waveform generator architecture that exploits multiple DAC cores to increase the sample rate with respect to AWG architectures based on an individual DAC is proposed. The processing operations necessary to distribute the waveform samples between the DAC cores are illustrated. The preliminary results highlighting the performance expected from the proposed architecture are shown.","PeriodicalId":227967,"journal":{"name":"2020 IEEE International Instrumentation and Measurement Technology Conference (I2MTC)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"High-speed AWG exploiting parallel time interleaved DAC cores\",\"authors\":\"M. D’Arco, L. Angrisani, P. Monsurrò, A. Trifiletti\",\"doi\":\"10.1109/I2MTC43012.2020.9129138\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An arbitrary waveform generator architecture that exploits multiple DAC cores to increase the sample rate with respect to AWG architectures based on an individual DAC is proposed. The processing operations necessary to distribute the waveform samples between the DAC cores are illustrated. The preliminary results highlighting the performance expected from the proposed architecture are shown.\",\"PeriodicalId\":227967,\"journal\":{\"name\":\"2020 IEEE International Instrumentation and Measurement Technology Conference (I2MTC)\",\"volume\":\"27 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-05-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE International Instrumentation and Measurement Technology Conference (I2MTC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/I2MTC43012.2020.9129138\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE International Instrumentation and Measurement Technology Conference (I2MTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/I2MTC43012.2020.9129138","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

提出了一种任意波形发生器结构，该结构利用多个DAC内核来提高基于单个DAC的AWG结构的采样率。说明了在DAC核之间分配波形样本所需的处理操作。给出了强调所提出的体系结构预期性能的初步结果。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

High-speed AWG exploiting parallel time interleaved DAC cores

An arbitrary waveform generator architecture that exploits multiple DAC cores to increase the sample rate with respect to AWG architectures based on an individual DAC is proposed. The processing operations necessary to distribute the waveform samples between the DAC cores are illustrated. The preliminary results highlighting the performance expected from the proposed architecture are shown.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2020 IEEE International Instrumentation and Measurement Technology Conference (I2MTC)

自引率

0.00%

发文量