通过多晶圆堆叠集成Si-CMOS和III-V材料

K. Lee, Li Zhang, B. Wang, S. C. Goh, Shuyu Bao, Yue Wang, W. A. Sasangka, K. Lee, E. Fitzgerald, C. S. Tan
{"title":"通过多晶圆堆叠集成Si-CMOS和III-V材料","authors":"K. Lee, Li Zhang, B. Wang, S. C. Goh, Shuyu Bao, Yue Wang, W. A. Sasangka, K. Lee, E. Fitzgerald, C. S. Tan","doi":"10.1109/S3S.2017.8309243","DOIUrl":null,"url":null,"abstract":"A method to integrate III-V compound semiconductors (e.g., GaN HEMT, InGaN LED, InGaAs HEMT or AlGaInP LED) and Si-CMOS on a common Si substrate is demonstrated. The Si-CMOS layer from SOI wafer is temporarily held on a Si handle wafer. Another III-V/Si substrate is then bonded to the Si-CMOS containing handle wafer. Finally, the handle wafer is released to realize the Si-CMOS on III-V/Si substrate. Additional III-V/Si substrates with different materials and structures can be integrated on the same piece of Si-CMOS+III-V/Si substrate by stacking another III-V/Si substrate before the handle wafer is removed. Through this method, integration of Si-CMOS with more than one type of III-V materials on a single Si platform can be realized (e.g., CMOS/InGaAs HEMT/GaN LED on a silicon substrate). Hence, a new generation of system with diversed functionalities, better energy efficiency, and smaller form factor can be achieved.","PeriodicalId":333587,"journal":{"name":"2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)","volume":"42 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-10-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Integration of Si-CMOS and III-V materials through multi-wafer stacking\",\"authors\":\"K. Lee, Li Zhang, B. Wang, S. C. Goh, Shuyu Bao, Yue Wang, W. A. Sasangka, K. Lee, E. Fitzgerald, C. S. Tan\",\"doi\":\"10.1109/S3S.2017.8309243\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A method to integrate III-V compound semiconductors (e.g., GaN HEMT, InGaN LED, InGaAs HEMT or AlGaInP LED) and Si-CMOS on a common Si substrate is demonstrated. The Si-CMOS layer from SOI wafer is temporarily held on a Si handle wafer. Another III-V/Si substrate is then bonded to the Si-CMOS containing handle wafer. Finally, the handle wafer is released to realize the Si-CMOS on III-V/Si substrate. Additional III-V/Si substrates with different materials and structures can be integrated on the same piece of Si-CMOS+III-V/Si substrate by stacking another III-V/Si substrate before the handle wafer is removed. Through this method, integration of Si-CMOS with more than one type of III-V materials on a single Si platform can be realized (e.g., CMOS/InGaAs HEMT/GaN LED on a silicon substrate). Hence, a new generation of system with diversed functionalities, better energy efficiency, and smaller form factor can be achieved.\",\"PeriodicalId\":333587,\"journal\":{\"name\":\"2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)\",\"volume\":\"42 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-10-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/S3S.2017.8309243\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/S3S.2017.8309243","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

演示了在普通Si衬底上集成III-V化合物半导体(例如,GaN HEMT, InGaN LED, InGaAs HEMT或AlGaInP LED)和Si- cmos的方法。来自SOI晶圆的Si- cmos层暂时保持在硅柄晶圆上。然后将另一个III-V/Si衬底粘合到含有Si- cmos的手柄晶圆上。最后,释放手柄晶片,在III-V/Si衬底上实现Si- cmos。在去除手柄晶圆之前,通过堆叠另一块III-V/Si衬底,可以在同一片Si- cmos +III-V/Si衬底上集成其他不同材料和结构的III-V/Si衬底。通过这种方法,可以实现Si-CMOS与多种III-V材料在单个Si平台上的集成(例如,在硅衬底上的CMOS/InGaAs HEMT/GaN LED)。因此,可以实现具有多种功能,更好的能源效率和更小的外形尺寸的新一代系统。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Integration of Si-CMOS and III-V materials through multi-wafer stacking
A method to integrate III-V compound semiconductors (e.g., GaN HEMT, InGaN LED, InGaAs HEMT or AlGaInP LED) and Si-CMOS on a common Si substrate is demonstrated. The Si-CMOS layer from SOI wafer is temporarily held on a Si handle wafer. Another III-V/Si substrate is then bonded to the Si-CMOS containing handle wafer. Finally, the handle wafer is released to realize the Si-CMOS on III-V/Si substrate. Additional III-V/Si substrates with different materials and structures can be integrated on the same piece of Si-CMOS+III-V/Si substrate by stacking another III-V/Si substrate before the handle wafer is removed. Through this method, integration of Si-CMOS with more than one type of III-V materials on a single Si platform can be realized (e.g., CMOS/InGaAs HEMT/GaN LED on a silicon substrate). Hence, a new generation of system with diversed functionalities, better energy efficiency, and smaller form factor can be achieved.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信