fpga上基于点绘制的协同设计架构与实现

Mateusz Majer, S. Wildermann, Josef Angermeier, S. Hanke, J. Teich
{"title":"fpga上基于点绘制的协同设计架构与实现","authors":"Mateusz Majer, S. Wildermann, Josef Angermeier, S. Hanke, J. Teich","doi":"10.1109/RSP.2008.23","DOIUrl":null,"url":null,"abstract":"Current graphic cards include advanced graphic processing units to accelerate the rendering of 3D objects with millions of polygons. As object models grow in complexity, the rendering approach based on points as primitives is regarded superior in terms of scalability and efficiency. Next generation graphic cards could contain reconfigurable fabrics, similar to those implemented in current FPGAs, to offer two advantages: a) fast rendering units and b) new mechanisms for custom, run-time exchangeable accelerators. In this paper, we propose a hardware point-rendering architecture tailored specifically for reconfigurable systems. The presented implementation on a real FPGA-based platform demonstrates on the one hand the effectiveness of the approach and on the other hand it provides valuable insights into possible future improvements for this problem scenario.","PeriodicalId":436363,"journal":{"name":"2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Co-design Architecture and Implementation for Point-Based Rendering on FPGAs\",\"authors\":\"Mateusz Majer, S. Wildermann, Josef Angermeier, S. Hanke, J. Teich\",\"doi\":\"10.1109/RSP.2008.23\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Current graphic cards include advanced graphic processing units to accelerate the rendering of 3D objects with millions of polygons. As object models grow in complexity, the rendering approach based on points as primitives is regarded superior in terms of scalability and efficiency. Next generation graphic cards could contain reconfigurable fabrics, similar to those implemented in current FPGAs, to offer two advantages: a) fast rendering units and b) new mechanisms for custom, run-time exchangeable accelerators. In this paper, we propose a hardware point-rendering architecture tailored specifically for reconfigurable systems. The presented implementation on a real FPGA-based platform demonstrates on the one hand the effectiveness of the approach and on the other hand it provides valuable insights into possible future improvements for this problem scenario.\",\"PeriodicalId\":436363,\"journal\":{\"name\":\"2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping\",\"volume\":\"14 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-06-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RSP.2008.23\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 The 19th IEEE/IFIP International Symposium on Rapid System Prototyping","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RSP.2008.23","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

摘要

当前的图形卡包括先进的图形处理单元,以加速具有数百万个多边形的3D对象的渲染。随着对象模型复杂性的增加,以点为原语的渲染方法在可扩展性和效率方面被认为是优越的。下一代图形卡可能包含可重构结构,类似于当前fpga中实现的结构,以提供两个优势:a)快速渲染单元和b)定制的新机制,运行时可交换加速器。在本文中,我们提出了一种专为可重构系统量身定制的硬件点绘制体系结构。在一个真实的基于fpga的平台上的实现一方面证明了该方法的有效性,另一方面它为该问题场景的未来可能的改进提供了有价值的见解。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Co-design Architecture and Implementation for Point-Based Rendering on FPGAs
Current graphic cards include advanced graphic processing units to accelerate the rendering of 3D objects with millions of polygons. As object models grow in complexity, the rendering approach based on points as primitives is regarded superior in terms of scalability and efficiency. Next generation graphic cards could contain reconfigurable fabrics, similar to those implemented in current FPGAs, to offer two advantages: a) fast rendering units and b) new mechanisms for custom, run-time exchangeable accelerators. In this paper, we propose a hardware point-rendering architecture tailored specifically for reconfigurable systems. The presented implementation on a real FPGA-based platform demonstrates on the one hand the effectiveness of the approach and on the other hand it provides valuable insights into possible future improvements for this problem scenario.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信