R. Sorge, A. Fischer, K. Ehwald, R. Barth, P. Ostrovsky, R. Pliquett, K. Schulz, D. Bolze, P. Schley, D. Schmidt, H. Wulf, H. Grutzediek, J. Scheerer, P. Hartmetz
{"title":"高压互补无Epi LDMOS模块,70 V PLDMOS,用于0.25 μm SiGe:C BiCMOS平台","authors":"R. Sorge, A. Fischer, K. Ehwald, R. Barth, P. Ostrovsky, R. Pliquett, K. Schulz, D. Bolze, P. Schley, D. Schmidt, H. Wulf, H. Grutzediek, J. Scheerer, P. Hartmetz","doi":"10.1109/SMIC.2008.21","DOIUrl":null,"url":null,"abstract":"We demonstrate the integration of a low-cost, high-voltage complementary LDMOS module with BVdss of -71V and 83V for the PLDMOS and the NLDMOS, respectively, into an advanced industrial 0.25 mum SiGe:C BICMOS process. The essential deep N-well for the high voltage PLDMOS is formed by a single 6MeV P implantation step. BVdss*ft of the NLDMOS accomplishes record values > 900 VGHz.","PeriodicalId":350325,"journal":{"name":"2008 IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems","volume":"56 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"High Voltage Complementary Epi Free LDMOS Module with 70 V PLDMOS for a 0.25 μm SiGe:C BiCMOS Platform\",\"authors\":\"R. Sorge, A. Fischer, K. Ehwald, R. Barth, P. Ostrovsky, R. Pliquett, K. Schulz, D. Bolze, P. Schley, D. Schmidt, H. Wulf, H. Grutzediek, J. Scheerer, P. Hartmetz\",\"doi\":\"10.1109/SMIC.2008.21\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We demonstrate the integration of a low-cost, high-voltage complementary LDMOS module with BVdss of -71V and 83V for the PLDMOS and the NLDMOS, respectively, into an advanced industrial 0.25 mum SiGe:C BICMOS process. The essential deep N-well for the high voltage PLDMOS is formed by a single 6MeV P implantation step. BVdss*ft of the NLDMOS accomplishes record values > 900 VGHz.\",\"PeriodicalId\":350325,\"journal\":{\"name\":\"2008 IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems\",\"volume\":\"56 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-02-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SMIC.2008.21\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SMIC.2008.21","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3
摘要
我们演示了将低成本,高压互补的LDMOS模块(PLDMOS和NLDMOS的bvds分别为-71V和- 83V)集成到先进的工业0.25 μ m SiGe:C BICMOS工艺中。高压PLDMOS所需的深n阱是由一个6MeV的P注入步骤形成的。NLDMOS的BVdss*ft实现记录值> 900 VGHz。
High Voltage Complementary Epi Free LDMOS Module with 70 V PLDMOS for a 0.25 μm SiGe:C BiCMOS Platform
We demonstrate the integration of a low-cost, high-voltage complementary LDMOS module with BVdss of -71V and 83V for the PLDMOS and the NLDMOS, respectively, into an advanced industrial 0.25 mum SiGe:C BICMOS process. The essential deep N-well for the high voltage PLDMOS is formed by a single 6MeV P implantation step. BVdss*ft of the NLDMOS accomplishes record values > 900 VGHz.