Ioannis Alam, P. Papadopoulos, S. Stefanou, K. Nikellis
{"title":"屏蔽椭圆型螺旋电感的快速建模和高效表征","authors":"Ioannis Alam, P. Papadopoulos, S. Stefanou, K. Nikellis","doi":"10.1109/SMIC.2010.5422827","DOIUrl":null,"url":null,"abstract":"A rapid CAD technique is presented for accurately modeling oval (stadium) shaped inductors with various shielding schemes, which features rapid simulation speed (in the range of few seconds per spiral) and significantly enhanced capacity compared to conventional electromagnetic simulation tools. Inaccuracies inherent in popular measurement and de-embedding methods are discussed and effectively factored out by using the proposed modeling approach to include polysilicon shield patterns and interconnect leads to the device model. The proposed technique is found to yield a model to measurement correlation averaging 2.9% in low frequency inductance and 3% in self-resonance frequency, for an array of inductors fabricated in an 180nm 5-metal CMOS process.","PeriodicalId":404957,"journal":{"name":"2010 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Rapid modeling and efficient characterization of shielded oval-shaped spiral inductors\",\"authors\":\"Ioannis Alam, P. Papadopoulos, S. Stefanou, K. Nikellis\",\"doi\":\"10.1109/SMIC.2010.5422827\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A rapid CAD technique is presented for accurately modeling oval (stadium) shaped inductors with various shielding schemes, which features rapid simulation speed (in the range of few seconds per spiral) and significantly enhanced capacity compared to conventional electromagnetic simulation tools. Inaccuracies inherent in popular measurement and de-embedding methods are discussed and effectively factored out by using the proposed modeling approach to include polysilicon shield patterns and interconnect leads to the device model. The proposed technique is found to yield a model to measurement correlation averaging 2.9% in low frequency inductance and 3% in self-resonance frequency, for an array of inductors fabricated in an 180nm 5-metal CMOS process.\",\"PeriodicalId\":404957,\"journal\":{\"name\":\"2010 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)\",\"volume\":\"26 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SMIC.2010.5422827\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SMIC.2010.5422827","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Rapid modeling and efficient characterization of shielded oval-shaped spiral inductors
A rapid CAD technique is presented for accurately modeling oval (stadium) shaped inductors with various shielding schemes, which features rapid simulation speed (in the range of few seconds per spiral) and significantly enhanced capacity compared to conventional electromagnetic simulation tools. Inaccuracies inherent in popular measurement and de-embedding methods are discussed and effectively factored out by using the proposed modeling approach to include polysilicon shield patterns and interconnect leads to the device model. The proposed technique is found to yield a model to measurement correlation averaging 2.9% in low frequency inductance and 3% in self-resonance frequency, for an array of inductors fabricated in an 180nm 5-metal CMOS process.