双芯片存储器封装

Y. Kweon, Seung-Ho Ahn, Hae-Jeong Sohn, Young-hee Song, S. Oh
{"title":"双芯片存储器封装","authors":"Y. Kweon, Seung-Ho Ahn, Hae-Jeong Sohn, Young-hee Song, S. Oh","doi":"10.1109/IEMT.1995.526104","DOIUrl":null,"url":null,"abstract":"Today's computer systems require more main memories than before due to the development of heavy-load softwares and the integration of multiple functions in a computer. However, since the computers became portable the sizes of computers are getting smaller. This means that it is necessary to put more memory chips into a limited space of the computers. In order to fulfil above requirement, a new high density package was developed, which looked the same as conventional plastic packages outside, and contained two chips inside, and named the Dual Chip Package (DCP). In packaging two chips in a package outline, chip-on-tape (COT) technology was combined with lead frames. The tape had wiring patterns inside and interconnection tabs along the periphery of the tape. The lead frames for the DCP were prepared by bonding the inner leads of the lead frames to the interconnection tabs of the tapes. Two chips are attached to the top side and the bottom side of the tape, and wire-bonded onto the tape surface. In the chip attachment and wire bonding process, one side of the tape was coated with an epoxy encapsulant to protect the chips during the wire bonding of the other side. After this process, the assembly processes were the same as those of conventional plastic packages. With DCP, it is possible to change the pin configurations of the package by varying the design of the tape. Reliability tests showed that the DCP met JEDEC level 3 requirement in pre-conditioning tests.","PeriodicalId":123707,"journal":{"name":"Seventeenth IEEE/CPMT International Electronics Manufacturing Technology Symposium. 'Manufacturing Technologies - Present and Future'","volume":"71 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-10-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Dual chip memory package\",\"authors\":\"Y. Kweon, Seung-Ho Ahn, Hae-Jeong Sohn, Young-hee Song, S. Oh\",\"doi\":\"10.1109/IEMT.1995.526104\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Today's computer systems require more main memories than before due to the development of heavy-load softwares and the integration of multiple functions in a computer. However, since the computers became portable the sizes of computers are getting smaller. This means that it is necessary to put more memory chips into a limited space of the computers. In order to fulfil above requirement, a new high density package was developed, which looked the same as conventional plastic packages outside, and contained two chips inside, and named the Dual Chip Package (DCP). In packaging two chips in a package outline, chip-on-tape (COT) technology was combined with lead frames. The tape had wiring patterns inside and interconnection tabs along the periphery of the tape. The lead frames for the DCP were prepared by bonding the inner leads of the lead frames to the interconnection tabs of the tapes. Two chips are attached to the top side and the bottom side of the tape, and wire-bonded onto the tape surface. In the chip attachment and wire bonding process, one side of the tape was coated with an epoxy encapsulant to protect the chips during the wire bonding of the other side. After this process, the assembly processes were the same as those of conventional plastic packages. With DCP, it is possible to change the pin configurations of the package by varying the design of the tape. Reliability tests showed that the DCP met JEDEC level 3 requirement in pre-conditioning tests.\",\"PeriodicalId\":123707,\"journal\":{\"name\":\"Seventeenth IEEE/CPMT International Electronics Manufacturing Technology Symposium. 'Manufacturing Technologies - Present and Future'\",\"volume\":\"71 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1995-10-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Seventeenth IEEE/CPMT International Electronics Manufacturing Technology Symposium. 'Manufacturing Technologies - Present and Future'\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEMT.1995.526104\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Seventeenth IEEE/CPMT International Electronics Manufacturing Technology Symposium. 'Manufacturing Technologies - Present and Future'","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEMT.1995.526104","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

由于重载软件的发展和计算机中多种功能的集成,今天的计算机系统比以前需要更多的主存储器。然而,由于电脑变得便携,电脑的尺寸变得越来越小。这意味着有必要在有限的计算机空间中放入更多的存储芯片。为了满足上述要求,开发了一种新型高密度封装,其外观与传统塑料封装相同,内部包含两个芯片,并命名为双芯片封装(Dual Chip package, DCP)。在封装两个芯片的封装大纲中,芯片磁带(COT)技术与引线框架相结合。磁带内部有线路图案,磁带外围有互连标签。DCP的引线框架是通过将引线框架的内引线粘接到磁带的互连片上来制备的。两个芯片分别附着在磁带的顶部和底部,并通过导线粘接在磁带表面上。在贴片和接线过程中,在胶带的一侧涂上环氧密封剂,在另一侧接线时保护芯片。经过这一过程后,组装过程与传统塑料包装相同。使用DCP,可以通过改变磁带的设计来改变封装的引脚配置。可靠性测试表明,DCP在预调节测试中满足JEDEC三级要求。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Dual chip memory package
Today's computer systems require more main memories than before due to the development of heavy-load softwares and the integration of multiple functions in a computer. However, since the computers became portable the sizes of computers are getting smaller. This means that it is necessary to put more memory chips into a limited space of the computers. In order to fulfil above requirement, a new high density package was developed, which looked the same as conventional plastic packages outside, and contained two chips inside, and named the Dual Chip Package (DCP). In packaging two chips in a package outline, chip-on-tape (COT) technology was combined with lead frames. The tape had wiring patterns inside and interconnection tabs along the periphery of the tape. The lead frames for the DCP were prepared by bonding the inner leads of the lead frames to the interconnection tabs of the tapes. Two chips are attached to the top side and the bottom side of the tape, and wire-bonded onto the tape surface. In the chip attachment and wire bonding process, one side of the tape was coated with an epoxy encapsulant to protect the chips during the wire bonding of the other side. After this process, the assembly processes were the same as those of conventional plastic packages. With DCP, it is possible to change the pin configurations of the package by varying the design of the tape. Reliability tests showed that the DCP met JEDEC level 3 requirement in pre-conditioning tests.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信