用于扫描仪/MFP应用的CMOS 16位20MSPS模拟前端

2003 IEEE International Conference on Consumer Electronics, 2003. ICCE. Pub Date : 2003-08-01 DOI:10.1109/ICCE.2003.1218994

Seung-Bin You, Jae-Whui Kim, Suki Kim

{"title":"用于扫描仪/MFP应用的CMOS 16位20MSPS模拟前端","authors":"Seung-Bin You, Jae-Whui Kim, Suki Kim","doi":"10.1109/ICCE.2003.1218994","DOIUrl":null,"url":null,"abstract":"This paper presents a monolithic 16-bit analog front end (AFE) chip for CCD/CIS scanner and MFP(Multi-function Peripheral) systems incorporating a 16-bit analog-to-digital converter (ADC), a 3-channel high resolution correlated double sampler (CDS), a programmable gain amplifier (PGA) and an on-chip voltage reference. The AFE, fabricated in a 0.35 /spl mu/m CMOS process, occupies an active area of 8 mm/sup 2/ and consumes 300 mW at a 3 V supply. For the full signal path (CDS-PGA-ADC), no missing code is guaranteed at a 16-bit resolution and typical differential nonlinearity (DNL) and integral nonlinearity (INL) are +1.31-0.92 LSB and +6.7/-16.6 LSB, respectively.","PeriodicalId":319221,"journal":{"name":"2003 IEEE International Conference on Consumer Electronics, 2003. ICCE.","volume":"33 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A CMOS 16-bit 20MSPS analog front end for scanner/MFP applications\",\"authors\":\"Seung-Bin You, Jae-Whui Kim, Suki Kim\",\"doi\":\"10.1109/ICCE.2003.1218994\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a monolithic 16-bit analog front end (AFE) chip for CCD/CIS scanner and MFP(Multi-function Peripheral) systems incorporating a 16-bit analog-to-digital converter (ADC), a 3-channel high resolution correlated double sampler (CDS), a programmable gain amplifier (PGA) and an on-chip voltage reference. The AFE, fabricated in a 0.35 /spl mu/m CMOS process, occupies an active area of 8 mm/sup 2/ and consumes 300 mW at a 3 V supply. For the full signal path (CDS-PGA-ADC), no missing code is guaranteed at a 16-bit resolution and typical differential nonlinearity (DNL) and integral nonlinearity (INL) are +1.31-0.92 LSB and +6.7/-16.6 LSB, respectively.\",\"PeriodicalId\":319221,\"journal\":{\"name\":\"2003 IEEE International Conference on Consumer Electronics, 2003. ICCE.\",\"volume\":\"33 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2003 IEEE International Conference on Consumer Electronics, 2003. ICCE.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCE.2003.1218994\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2003 IEEE International Conference on Consumer Electronics, 2003. ICCE.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCE.2003.1218994","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

摘要

本文介绍了一种用于CCD/CIS扫描仪和MFP(多功能外设)系统的单片16位模拟前端(AFE)芯片，该芯片包含一个16位模数转换器(ADC)、一个3通道高分辨率相关双采样器(CDS)、一个可编程增益放大器(PGA)和一个片上电压基准。该AFE采用0.35 /spl μ m CMOS工艺制造，占据8mm /sup /的有效面积，在3v电源下消耗300mw。对于全信号路径(CDS-PGA-ADC)，在16位分辨率下保证没有丢失代码，典型的微分非线性(DNL)和积分非线性(INL)分别为+1.31-0.92 LSB和+6.7/-16.6 LSB。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A CMOS 16-bit 20MSPS analog front end for scanner/MFP applications

This paper presents a monolithic 16-bit analog front end (AFE) chip for CCD/CIS scanner and MFP(Multi-function Peripheral) systems incorporating a 16-bit analog-to-digital converter (ADC), a 3-channel high resolution correlated double sampler (CDS), a programmable gain amplifier (PGA) and an on-chip voltage reference. The AFE, fabricated in a 0.35 /spl mu/m CMOS process, occupies an active area of 8 mm/sup 2/ and consumes 300 mW at a 3 V supply. For the full signal path (CDS-PGA-ADC), no missing code is guaranteed at a 16-bit resolution and typical differential nonlinearity (DNL) and integral nonlinearity (INL) are +1.31-0.92 LSB and +6.7/-16.6 LSB, respectively.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2003 IEEE International Conference on Consumer Electronics, 2003. ICCE.

自引率

0.00%

发文量