基于模型的多速率数字信号处理算法快速原型

S. Butt, L. Lavagno
{"title":"基于模型的多速率数字信号处理算法快速原型","authors":"S. Butt, L. Lavagno","doi":"10.1109/NORCHP.2011.6126736","DOIUrl":null,"url":null,"abstract":"In this paper we present a design methodology that can be used for rapid prototyping and implementation of multi-rate digital signal processing algorithms. We start from a verified Simulink model of a digital down convertor and then proceed through model refinement, code generation, block interface definition and synthesis steps for FPGA prototyping and implementation. At the end we report FPGA implementation results and compare these results with the results obtained from another model based design tool, namely HDL Coder.","PeriodicalId":108291,"journal":{"name":"2011 NORCHIP","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2011-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"Model-based rapid prototyping of multirate digital signal processing algorithms\",\"authors\":\"S. Butt, L. Lavagno\",\"doi\":\"10.1109/NORCHP.2011.6126736\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we present a design methodology that can be used for rapid prototyping and implementation of multi-rate digital signal processing algorithms. We start from a verified Simulink model of a digital down convertor and then proceed through model refinement, code generation, block interface definition and synthesis steps for FPGA prototyping and implementation. At the end we report FPGA implementation results and compare these results with the results obtained from another model based design tool, namely HDL Coder.\",\"PeriodicalId\":108291,\"journal\":{\"name\":\"2011 NORCHIP\",\"volume\":\"17 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 NORCHIP\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NORCHP.2011.6126736\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 NORCHIP","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NORCHP.2011.6126736","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

在本文中,我们提出了一种设计方法,可用于快速原型和实现多速率数字信号处理算法。我们从一个经过验证的数字下变频器的Simulink模型开始,然后进行模型改进,代码生成,块接口定义和FPGA原型和实现的综合步骤。最后,我们报告了FPGA的实现结果,并将这些结果与另一种基于模型的设计工具HDL Coder的结果进行了比较。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Model-based rapid prototyping of multirate digital signal processing algorithms
In this paper we present a design methodology that can be used for rapid prototyping and implementation of multi-rate digital signal processing algorithms. We start from a verified Simulink model of a digital down convertor and then proceed through model refinement, code generation, block interface definition and synthesis steps for FPGA prototyping and implementation. At the end we report FPGA implementation results and compare these results with the results obtained from another model based design tool, namely HDL Coder.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信