一个用于功能性串扰噪声避免的全局驱动尺寸工具

M. Becer, D. Blaauw, S. Sirichotiyakul, C. Oh, V. Zolotov, Jingyan Zuo, R. Levy, I. Hajj
{"title":"一个用于功能性串扰噪声避免的全局驱动尺寸工具","authors":"M. Becer, D. Blaauw, S. Sirichotiyakul, C. Oh, V. Zolotov, Jingyan Zuo, R. Levy, I. Hajj","doi":"10.1109/ISQED.2001.915221","DOIUrl":null,"url":null,"abstract":"As coupling noise analysis and estimation is reaching a relative maturity with recent efforts, more effort is needed in correcting and/or avoiding failures that can be caused by coupling noise. In this paper, we present a global driver sizing tool which can be used in a complete noise avoidance tool along with other techniques such as wire spacing and wire sizing. The proposed approach is used along with ClariNet, which is a recent noise analysis tool, in a greater effort towards a total signal integrity solution. We first present the analytical, linear interconnect model used. We then show how this model is used to provide necessary information for global driver sizing along with our novel algorithm. We finally present results on two industrial circuits including a large high performance control block.","PeriodicalId":110117,"journal":{"name":"Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design","volume":"70 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":"{\"title\":\"A global driver sizing tool for functional crosstalk noise avoidance\",\"authors\":\"M. Becer, D. Blaauw, S. Sirichotiyakul, C. Oh, V. Zolotov, Jingyan Zuo, R. Levy, I. Hajj\",\"doi\":\"10.1109/ISQED.2001.915221\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"As coupling noise analysis and estimation is reaching a relative maturity with recent efforts, more effort is needed in correcting and/or avoiding failures that can be caused by coupling noise. In this paper, we present a global driver sizing tool which can be used in a complete noise avoidance tool along with other techniques such as wire spacing and wire sizing. The proposed approach is used along with ClariNet, which is a recent noise analysis tool, in a greater effort towards a total signal integrity solution. We first present the analytical, linear interconnect model used. We then show how this model is used to provide necessary information for global driver sizing along with our novel algorithm. We finally present results on two industrial circuits including a large high performance control block.\",\"PeriodicalId\":110117,\"journal\":{\"name\":\"Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design\",\"volume\":\"70 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISQED.2001.915221\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISQED.2001.915221","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

摘要

由于耦合噪声分析和估计在最近的工作中已经相对成熟,因此需要更多的努力来纠正和/或避免可能由耦合噪声引起的故障。在本文中,我们提出了一个全局驱动器尺寸工具,它可以与其他技术(如线间距和线尺寸)一起用于完整的噪声避免工具。所提出的方法与单簧管(ClariNet)一起使用,单簧管是一种最新的噪声分析工具,为实现总信号完整性解决方案做出了更大的努力。我们首先提出了所使用的解析式线性互连模型。然后,我们将展示如何使用该模型为全局驱动程序大小以及我们的新算法提供必要的信息。我们最后展示了两个工业电路的结果,其中包括一个大型高性能控制块。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A global driver sizing tool for functional crosstalk noise avoidance
As coupling noise analysis and estimation is reaching a relative maturity with recent efforts, more effort is needed in correcting and/or avoiding failures that can be caused by coupling noise. In this paper, we present a global driver sizing tool which can be used in a complete noise avoidance tool along with other techniques such as wire spacing and wire sizing. The proposed approach is used along with ClariNet, which is a recent noise analysis tool, in a greater effort towards a total signal integrity solution. We first present the analytical, linear interconnect model used. We then show how this model is used to provide necessary information for global driver sizing along with our novel algorithm. We finally present results on two industrial circuits including a large high performance control block.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信