采用双厚聚合物技术实现适合高速数据传输的低信号垫电容

K. Kikuchi, J. Sakai, K. Soejima, Shinya Funato, M. Kawano, H. Kouta, S. Yamamichi
{"title":"采用双厚聚合物技术实现适合高速数据传输的低信号垫电容","authors":"K. Kikuchi, J. Sakai, K. Soejima, Shinya Funato, M. Kawano, H. Kouta, S. Yamamichi","doi":"10.1109/IITC.2009.5090348","DOIUrl":null,"url":null,"abstract":"A Pad-on-Stacked-Polymer (PASPO) technology, based on low cost packaging process, has been developed by utilizing 13-µm-thick double polymer layers and modified signal land design. The bottom photosensitive polymer shows higher via-hole resolution and higher chemical tolerance than conventional passivation polymer. The highly-reliable top polymer is planarized by CMP. For the 20-µm-square signal land, the PASPO technology drastically reduces the signal pad capacitance from 173 fF to 11 fF, and a clear eye opening for 40 Gbps signal transmission has been achieved for the low-k test chip.","PeriodicalId":301012,"journal":{"name":"2009 IEEE International Interconnect Technology Conference","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Double thick-polymer technology to realize low signal pad capacitance suitable for high-speed data transmission\",\"authors\":\"K. Kikuchi, J. Sakai, K. Soejima, Shinya Funato, M. Kawano, H. Kouta, S. Yamamichi\",\"doi\":\"10.1109/IITC.2009.5090348\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A Pad-on-Stacked-Polymer (PASPO) technology, based on low cost packaging process, has been developed by utilizing 13-µm-thick double polymer layers and modified signal land design. The bottom photosensitive polymer shows higher via-hole resolution and higher chemical tolerance than conventional passivation polymer. The highly-reliable top polymer is planarized by CMP. For the 20-µm-square signal land, the PASPO technology drastically reduces the signal pad capacitance from 173 fF to 11 fF, and a clear eye opening for 40 Gbps signal transmission has been achieved for the low-k test chip.\",\"PeriodicalId\":301012,\"journal\":{\"name\":\"2009 IEEE International Interconnect Technology Conference\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 IEEE International Interconnect Technology Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IITC.2009.5090348\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 IEEE International Interconnect Technology Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IITC.2009.5090348","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

一种基于低成本封装工艺的PASPO (pad -on- stacking - polymer)技术,利用13 μ m厚的双层聚合物层和改进的信号层设计。与传统钝化聚合物相比,底部光敏聚合物具有更高的过孔分辨率和更高的化学耐受性。高可靠性的顶层聚合物采用CMP平面化。对于20 μ m平方的信号域,PASPO技术将信号板电容从173 fF大幅降低到11 fF,并为低k测试芯片实现40 Gbps信号传输打开了清晰的大门。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Double thick-polymer technology to realize low signal pad capacitance suitable for high-speed data transmission
A Pad-on-Stacked-Polymer (PASPO) technology, based on low cost packaging process, has been developed by utilizing 13-µm-thick double polymer layers and modified signal land design. The bottom photosensitive polymer shows higher via-hole resolution and higher chemical tolerance than conventional passivation polymer. The highly-reliable top polymer is planarized by CMP. For the 20-µm-square signal land, the PASPO technology drastically reduces the signal pad capacitance from 173 fF to 11 fF, and a clear eye opening for 40 Gbps signal transmission has been achieved for the low-k test chip.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信