Sang Gi Kim, Jongdae Kim, Q. Song, J. Koo, D. Kim, K. Cho
{"title":"一种通过锥形TEOS场氧化物具有优异沟槽隔离和p-LDMOS晶体管的功率IC技术","authors":"Sang Gi Kim, Jongdae Kim, Q. Song, J. Koo, D. Kim, K. Cho","doi":"10.1109/ISPSD.1999.764119","DOIUrl":null,"url":null,"abstract":"A smart PIC technology with the reproducible tapered TEOS oxide has been proposed to reduce the fabrication process steps and obtain p-LDMOS with low on-resistance. Several process steps could be reduced, compared to the conventional process. With a similar breakdown voltage (5% reduction), the on-resistance was improved by 35% or more with the proposed structure.","PeriodicalId":352185,"journal":{"name":"11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312)","volume":"104 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1999-05-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A power IC technology with excellent trench isolation and p-LDMOS transistor through tapered TEOS field oxides\",\"authors\":\"Sang Gi Kim, Jongdae Kim, Q. Song, J. Koo, D. Kim, K. Cho\",\"doi\":\"10.1109/ISPSD.1999.764119\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A smart PIC technology with the reproducible tapered TEOS oxide has been proposed to reduce the fabrication process steps and obtain p-LDMOS with low on-resistance. Several process steps could be reduced, compared to the conventional process. With a similar breakdown voltage (5% reduction), the on-resistance was improved by 35% or more with the proposed structure.\",\"PeriodicalId\":352185,\"journal\":{\"name\":\"11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312)\",\"volume\":\"104 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1999-05-26\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISPSD.1999.764119\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"11th International Symposium on Power Semiconductor Devices and ICs. ISPSD'99 Proceedings (Cat. No.99CH36312)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.1999.764119","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A power IC technology with excellent trench isolation and p-LDMOS transistor through tapered TEOS field oxides
A smart PIC technology with the reproducible tapered TEOS oxide has been proposed to reduce the fabrication process steps and obtain p-LDMOS with low on-resistance. Several process steps could be reduced, compared to the conventional process. With a similar breakdown voltage (5% reduction), the on-resistance was improved by 35% or more with the proposed structure.