一个1.2V功率自适应95- 67db DR - 2-2混合delta-sigma ADC,具有可配置的OSR

Haijun Wu, Bin Li, Huabin Zhang, Linli Zou, Longyue Zeng, Zhengpin Li
{"title":"一个1.2V功率自适应95- 67db DR - 2-2混合delta-sigma ADC,具有可配置的OSR","authors":"Haijun Wu, Bin Li, Huabin Zhang, Linli Zou, Longyue Zeng, Zhengpin Li","doi":"10.1109/EDSSC.2013.6628201","DOIUrl":null,"url":null,"abstract":"A 1.2 V 16-bit 2-2 mash delta-sigma analog-to-digital converter (ADC) for temperature sensor or audio application is implemented. For power saving, three methods are used to adjust the ADC's consumption. The serial peripheral interface (SPI) can be used to adjust the sampling frequency and the OSR in order to change the dynamic power consumption and then ADC's dynamic performance could be changed. Besides, the key block's bias current could be minimized in order to save the static power according to the specific application. The design was fabricated in a 0.13 μm CMOS process with an area of 0.91 mm2 and a power of 5.2 mW. The measurement results show that the DR of the proposed ADC can change from 95dB to 67dB with the configurable OSR from 1024 to 32. The spurious free dynamic range and signal-to-noise distortion ratio can get 99dB and 86.5 dB, respectively.","PeriodicalId":333267,"journal":{"name":"2013 IEEE International Conference of Electron Devices and Solid-state Circuits","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2013-06-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 1.2V power adaptable 95-to-67dB DR 2-2 mash delta-sigma ADC with configurable OSR\",\"authors\":\"Haijun Wu, Bin Li, Huabin Zhang, Linli Zou, Longyue Zeng, Zhengpin Li\",\"doi\":\"10.1109/EDSSC.2013.6628201\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 1.2 V 16-bit 2-2 mash delta-sigma analog-to-digital converter (ADC) for temperature sensor or audio application is implemented. For power saving, three methods are used to adjust the ADC's consumption. The serial peripheral interface (SPI) can be used to adjust the sampling frequency and the OSR in order to change the dynamic power consumption and then ADC's dynamic performance could be changed. Besides, the key block's bias current could be minimized in order to save the static power according to the specific application. The design was fabricated in a 0.13 μm CMOS process with an area of 0.91 mm2 and a power of 5.2 mW. The measurement results show that the DR of the proposed ADC can change from 95dB to 67dB with the configurable OSR from 1024 to 32. The spurious free dynamic range and signal-to-noise distortion ratio can get 99dB and 86.5 dB, respectively.\",\"PeriodicalId\":333267,\"journal\":{\"name\":\"2013 IEEE International Conference of Electron Devices and Solid-state Circuits\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-06-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 IEEE International Conference of Electron Devices and Solid-state Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDSSC.2013.6628201\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE International Conference of Electron Devices and Solid-state Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2013.6628201","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

实现了用于温度传感器或音频应用的1.2 V 16位2-2 mash delta-sigma模数转换器(ADC)。为了节省功耗,有三种方法来调整ADC的功耗。通过串行外设接口(SPI)可以调节采样频率和OSR,从而改变ADC的动态功耗,从而改变ADC的动态性能。此外,还可以根据具体应用,尽量减小关键块的偏置电流,以节省静功耗。该设计采用0.13 μm CMOS工艺,面积为0.91 mm2,功率为5.2 mW。测试结果表明,该ADC的DR范围为95dB ~ 67dB, OSR可配置范围为1024 ~ 32。无杂散动态范围和信噪比可分别达到99dB和86.5 dB。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A 1.2V power adaptable 95-to-67dB DR 2-2 mash delta-sigma ADC with configurable OSR
A 1.2 V 16-bit 2-2 mash delta-sigma analog-to-digital converter (ADC) for temperature sensor or audio application is implemented. For power saving, three methods are used to adjust the ADC's consumption. The serial peripheral interface (SPI) can be used to adjust the sampling frequency and the OSR in order to change the dynamic power consumption and then ADC's dynamic performance could be changed. Besides, the key block's bias current could be minimized in order to save the static power according to the specific application. The design was fabricated in a 0.13 μm CMOS process with an area of 0.91 mm2 and a power of 5.2 mW. The measurement results show that the DR of the proposed ADC can change from 95dB to 67dB with the configurable OSR from 1024 to 32. The spurious free dynamic range and signal-to-noise distortion ratio can get 99dB and 86.5 dB, respectively.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信