{"title":"0.18-/spl mu/m CMOS的9.5 db 50 ghz矩阵分布式放大器","authors":"Jun-Chau Chien, Tai-Yuan Chen, Liang-Hung Lu","doi":"10.1109/VLSIC.2006.1705352","DOIUrl":null,"url":null,"abstract":"Implemented in a 0.18-mum CMOS process, a 2times4 matrix amplifier is presented in this paper. Due to the use of the second-tier gain cells in the distributed amplifier architecture, the proposed circuit exhibits a remarkable nominal gain of 9.5 dB with a 3-dB bandwidth of 50 GHz while maintaining input and output return losses better than 10 dB over the entire frequency band. A gain-bandwidth product of 150 GHz is demonstrated in this work","PeriodicalId":366835,"journal":{"name":"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.","volume":"165 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-06-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"17","resultStr":"{\"title\":\"A 9.5-dB 50-GHz Matrix Distributed Amplifier in 0.18-/spl mu/m CMOS\",\"authors\":\"Jun-Chau Chien, Tai-Yuan Chen, Liang-Hung Lu\",\"doi\":\"10.1109/VLSIC.2006.1705352\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Implemented in a 0.18-mum CMOS process, a 2times4 matrix amplifier is presented in this paper. Due to the use of the second-tier gain cells in the distributed amplifier architecture, the proposed circuit exhibits a remarkable nominal gain of 9.5 dB with a 3-dB bandwidth of 50 GHz while maintaining input and output return losses better than 10 dB over the entire frequency band. A gain-bandwidth product of 150 GHz is demonstrated in this work\",\"PeriodicalId\":366835,\"journal\":{\"name\":\"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.\",\"volume\":\"165 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-06-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"17\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIC.2006.1705352\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIC.2006.1705352","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 17
摘要
本文提出了一种采用0.18 μ m CMOS工艺实现的2倍4矩阵放大器。由于在分布式放大器架构中使用了第二层增益单元，所提出的电路显示出9.5 dB的显着标称增益和50 GHz的3 dB带宽，同时在整个频带内保持输入和输出返回损耗优于10 dB。在这项工作中，演示了150 GHz的增益带宽产品
A 9.5-dB 50-GHz Matrix Distributed Amplifier in 0.18-/spl mu/m CMOS
Implemented in a 0.18-mum CMOS process, a 2times4 matrix amplifier is presented in this paper. Due to the use of the second-tier gain cells in the distributed amplifier architecture, the proposed circuit exhibits a remarkable nominal gain of 9.5 dB with a 3-dB bandwidth of 50 GHz while maintaining input and output return losses better than 10 dB over the entire frequency band. A gain-bandwidth product of 150 GHz is demonstrated in this work
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
