二维阵列中可重构容错二叉树的实现与可靠性分析

I. Takanami, K. Inoue, T. Watanabe
{"title":"二维阵列中可重构容错二叉树的实现与可靠性分析","authors":"I. Takanami, K. Inoue, T. Watanabe","doi":"10.1109/ICWSI.1994.291258","DOIUrl":null,"url":null,"abstract":"We propose a reconfiguration scheme of repairing faulty processors where processors on each level of a binary tree are considered to be a linear array In which spare processors are inserted at regular intervals. The switching networks for compensation are regular and comparatively simple. The logic circuits are simple and their switchings for repair are done autonomously. We give a method of embedding the proposed tree architectures into two-dimensional arrays for WSI implementations. The method embeds the PE's from the root to a certain level L/sub 0/ into a rectangular array, which is called a root module. For levels L(>L/sub 0/), the linear array on each level is partitioned into subarrays. Such subarrays are called level modules. A binary tree-connected computer with a specified height is constructed by embedding these modules into two-dimensional arrays. Next, for the proposed scheme. We derive the necessary and sufficient condition for reconfigurability. Using the result, we obtain a formula for computing system's reliability. The reliabilities of our systems are compared with those of several systems already known, and the effectiveness of our systems is shown.<<ETX>>","PeriodicalId":183733,"journal":{"name":"Proceedings of 1994 International Conference on Wafer Scale Integration (ICWSI)","volume":"52 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-01-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Reconfigurable fault tolerant binary tree-implementation in two-dimensional arrays and reliability analysis\",\"authors\":\"I. Takanami, K. Inoue, T. Watanabe\",\"doi\":\"10.1109/ICWSI.1994.291258\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We propose a reconfiguration scheme of repairing faulty processors where processors on each level of a binary tree are considered to be a linear array In which spare processors are inserted at regular intervals. The switching networks for compensation are regular and comparatively simple. The logic circuits are simple and their switchings for repair are done autonomously. We give a method of embedding the proposed tree architectures into two-dimensional arrays for WSI implementations. The method embeds the PE's from the root to a certain level L/sub 0/ into a rectangular array, which is called a root module. For levels L(>L/sub 0/), the linear array on each level is partitioned into subarrays. Such subarrays are called level modules. A binary tree-connected computer with a specified height is constructed by embedding these modules into two-dimensional arrays. Next, for the proposed scheme. We derive the necessary and sufficient condition for reconfigurability. Using the result, we obtain a formula for computing system's reliability. The reliabilities of our systems are compared with those of several systems already known, and the effectiveness of our systems is shown.<<ETX>>\",\"PeriodicalId\":183733,\"journal\":{\"name\":\"Proceedings of 1994 International Conference on Wafer Scale Integration (ICWSI)\",\"volume\":\"52 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-01-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of 1994 International Conference on Wafer Scale Integration (ICWSI)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICWSI.1994.291258\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 1994 International Conference on Wafer Scale Integration (ICWSI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICWSI.1994.291258","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

我们提出了一种修复故障处理器的重构方案,该方案将二叉树每一层上的处理器视为一个线性阵列,其中每隔一定的时间间隔插入备用处理器。用于补偿的交换网络是规则的,相对简单。逻辑电路简单,维修开关自动完成。我们给出了一种将所提出的树结构嵌入二维数组以实现WSI的方法。该方法将从根到某一级L/sub 0/的PE嵌入到一个矩形数组中,该数组称为根模块。对于层L(>L/sub 0/),每个层上的线性数组被划分为子数组。这样的子数组称为级别模块。通过将这些模块嵌入到二维数组中,构造出具有特定高度的二叉树连接计算机。接下来,对于提出的方案。给出了可重构性的充分必要条件。利用这一结果,我们得到了计算系统可靠性的公式。将所设计的系统与已有的几种系统进行了可靠性比较,证明了系统的有效性
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Reconfigurable fault tolerant binary tree-implementation in two-dimensional arrays and reliability analysis
We propose a reconfiguration scheme of repairing faulty processors where processors on each level of a binary tree are considered to be a linear array In which spare processors are inserted at regular intervals. The switching networks for compensation are regular and comparatively simple. The logic circuits are simple and their switchings for repair are done autonomously. We give a method of embedding the proposed tree architectures into two-dimensional arrays for WSI implementations. The method embeds the PE's from the root to a certain level L/sub 0/ into a rectangular array, which is called a root module. For levels L(>L/sub 0/), the linear array on each level is partitioned into subarrays. Such subarrays are called level modules. A binary tree-connected computer with a specified height is constructed by embedding these modules into two-dimensional arrays. Next, for the proposed scheme. We derive the necessary and sufficient condition for reconfigurability. Using the result, we obtain a formula for computing system's reliability. The reliabilities of our systems are compared with those of several systems already known, and the effectiveness of our systems is shown.<>
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信