具有动态电流转向的双轨混合模拟/数字LDO，可调高PSRR和高效率

2020 IEEE Symposium on VLSI Circuits Pub Date : 2020-06-01 DOI:10.1109/VLSICircuits18222.2020.9162880

Xiaosen Liu, H. Krishnamurthy, Claudia P. Barrera, Jing Han, R. Bhatla, Scott Chiu, K. Z. Ahmed, K. Ravichandran, J. Tschanz, V. De

{"title":"具有动态电流转向的双轨混合模拟/数字LDO，可调高PSRR和高效率","authors":"Xiaosen Liu, H. Krishnamurthy, Claudia P. Barrera, Jing Han, R. Bhatla, Scott Chiu, K. Z. Ahmed, K. Ravichandran, J. Tschanz, V. De","doi":"10.1109/VLSICircuits18222.2020.9162880","DOIUrl":null,"url":null,"abstract":"A dual-rail hybrid analog/digital LDO achieves both high efficiency and tunable high PSRR simultaneously using a dynamic current steering mechanism. Measurements on a 22nm CMOS test chip demonstrate up to −46dB PSRR and 89% efficiency across 0–80mA load from1.8V/1.05V dual-input rails.","PeriodicalId":252787,"journal":{"name":"2020 IEEE Symposium on VLSI Circuits","volume":"37 3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"A Dual-Rail Hybrid Analog/Digital LDO with Dynamic Current Steering for Tunable High PSRR and High Efficiency\",\"authors\":\"Xiaosen Liu, H. Krishnamurthy, Claudia P. Barrera, Jing Han, R. Bhatla, Scott Chiu, K. Z. Ahmed, K. Ravichandran, J. Tschanz, V. De\",\"doi\":\"10.1109/VLSICircuits18222.2020.9162880\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A dual-rail hybrid analog/digital LDO achieves both high efficiency and tunable high PSRR simultaneously using a dynamic current steering mechanism. Measurements on a 22nm CMOS test chip demonstrate up to −46dB PSRR and 89% efficiency across 0–80mA load from1.8V/1.05V dual-input rails.\",\"PeriodicalId\":252787,\"journal\":{\"name\":\"2020 IEEE Symposium on VLSI Circuits\",\"volume\":\"37 3 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE Symposium on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSICircuits18222.2020.9162880\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSICircuits18222.2020.9162880","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 8

摘要

双轨混合模拟/数字LDO使用动态电流转向机构同时实现高效率和可调的高PSRR。在22nm CMOS测试芯片上的测量结果表明，在1.8 v /1.05V双输入导轨的0-80mA负载下，PSRR高达- 46dB，效率为89%。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A Dual-Rail Hybrid Analog/Digital LDO with Dynamic Current Steering for Tunable High PSRR and High Efficiency

A dual-rail hybrid analog/digital LDO achieves both high efficiency and tunable high PSRR simultaneously using a dynamic current steering mechanism. Measurements on a 22nm CMOS test chip demonstrate up to −46dB PSRR and 89% efficiency across 0–80mA load from1.8V/1.05V dual-input rails.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2020 IEEE Symposium on VLSI Circuits

自引率

0.00%

发文量