硬件分频器

Proceedings of the 19th International Conference on Computer Systems and Technologies Pub Date : 2018-09-13 DOI:10.1145/3274005.3274009

Dimitar Tyanev, Yulka Petkova

{"title":"硬件分频器","authors":"Dimitar Tyanev, Yulka Petkova","doi":"10.1145/3274005.3274009","DOIUrl":null,"url":null,"abstract":"Operation division is the slowest of the four basic arithmetic operations performed in arithmetic-logic devices. In this paper we offer a proposal to speed up computations based on non-restoring division algorithm by the use of the radix-2 two's complement signed numbers. Fast computation is achieved by the early termination of the algorithm when the relevant condition is in place. A hardware implementation of the solution is proposed.","PeriodicalId":152033,"journal":{"name":"Proceedings of the 19th International Conference on Computer Systems and Technologies","volume":"5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-09-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Hardware Divider\",\"authors\":\"Dimitar Tyanev, Yulka Petkova\",\"doi\":\"10.1145/3274005.3274009\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Operation division is the slowest of the four basic arithmetic operations performed in arithmetic-logic devices. In this paper we offer a proposal to speed up computations based on non-restoring division algorithm by the use of the radix-2 two's complement signed numbers. Fast computation is achieved by the early termination of the algorithm when the relevant condition is in place. A hardware implementation of the solution is proposed.\",\"PeriodicalId\":152033,\"journal\":{\"name\":\"Proceedings of the 19th International Conference on Computer Systems and Technologies\",\"volume\":\"5 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-09-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the 19th International Conference on Computer Systems and Technologies\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1145/3274005.3274009\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the 19th International Conference on Computer Systems and Technologies","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/3274005.3274009","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

摘要

在算术逻辑设备中，除法运算是四种基本算术运算中最慢的。本文提出了一种基于非还原除法的算法，利用基数2的补符号数来提高计算速度。通过在相关条件满足时提前终止算法，实现了快速计算。提出了该方案的硬件实现方案。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Hardware Divider

Operation division is the slowest of the four basic arithmetic operations performed in arithmetic-logic devices. In this paper we offer a proposal to speed up computations based on non-restoring division algorithm by the use of the radix-2 two's complement signed numbers. Fast computation is achieved by the early termination of the algorithm when the relevant condition is in place. A hardware implementation of the solution is proposed.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of the 19th International Conference on Computer Systems and Technologies

自引率

0.00%

发文量