Jaehong Jung, Sangdon Jung, Kyungmin Lee, Jun-Hee Jung, Seungjin Kim, Byungki Han, Seunghyun Oh, Jongwoo Lee
{"title":"带有抖动跟踪dll辅助DTC的4GHz 0.73 psms集成抖动pvt不敏感分数n子采样环锁相环","authors":"Jaehong Jung, Sangdon Jung, Kyungmin Lee, Jun-Hee Jung, Seungjin Kim, Byungki Han, Seunghyun Oh, Jongwoo Lee","doi":"10.1109/VLSICircuits18222.2020.9162861","DOIUrl":null,"url":null,"abstract":"This paper proposes a fractional-N sub-sampling ring PLL employing a jitter-tracking DLL-assisted DTC. The DTC achieves 0.49ps resolution and 0.98LSBrms INL with a dynamic range reduction through multi-phases of the DLL. In addition, an adaptive pulse-width control technique allows the loop BW to be insensitive to PVT, yielding <9.6% jitter variation. The proposed ring PLL fabricated in a 14nm FinFET CMOS process achieves 0.73psrms-integrated-jitter and 10.2mW power in fractional-N mode.","PeriodicalId":252787,"journal":{"name":"2020 IEEE Symposium on VLSI Circuits","volume":"46 15 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2020-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A 4GHz 0.73psrms-Integrated-Jitter PVT-Insensitive Fractional-N Sub-Sampling Ring PLL with a Jitter-Tracking DLL-Assisted DTC\",\"authors\":\"Jaehong Jung, Sangdon Jung, Kyungmin Lee, Jun-Hee Jung, Seungjin Kim, Byungki Han, Seunghyun Oh, Jongwoo Lee\",\"doi\":\"10.1109/VLSICircuits18222.2020.9162861\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes a fractional-N sub-sampling ring PLL employing a jitter-tracking DLL-assisted DTC. The DTC achieves 0.49ps resolution and 0.98LSBrms INL with a dynamic range reduction through multi-phases of the DLL. In addition, an adaptive pulse-width control technique allows the loop BW to be insensitive to PVT, yielding <9.6% jitter variation. The proposed ring PLL fabricated in a 14nm FinFET CMOS process achieves 0.73psrms-integrated-jitter and 10.2mW power in fractional-N mode.\",\"PeriodicalId\":252787,\"journal\":{\"name\":\"2020 IEEE Symposium on VLSI Circuits\",\"volume\":\"46 15 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE Symposium on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSICircuits18222.2020.9162861\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSICircuits18222.2020.9162861","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 4GHz 0.73psrms-Integrated-Jitter PVT-Insensitive Fractional-N Sub-Sampling Ring PLL with a Jitter-Tracking DLL-Assisted DTC
This paper proposes a fractional-N sub-sampling ring PLL employing a jitter-tracking DLL-assisted DTC. The DTC achieves 0.49ps resolution and 0.98LSBrms INL with a dynamic range reduction through multi-phases of the DLL. In addition, an adaptive pulse-width control technique allows the loop BW to be insensitive to PVT, yielding <9.6% jitter variation. The proposed ring PLL fabricated in a 14nm FinFET CMOS process achieves 0.73psrms-integrated-jitter and 10.2mW power in fractional-N mode.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
