Tae-Young Jee, Joonsang You, Honggoo Lee, Sangho Lee, Seungmo Hong, J. Seo, Roi Meir, Noa Oved, Jun-Tae Park, Shin-Ik Kim, Byung-Jo Lim, Chanhee Kwak, J. Yeo
{"title":"利用边缘放置误差和机器学习来预算和预测图案缺陷","authors":"Tae-Young Jee, Joonsang You, Honggoo Lee, Sangho Lee, Seungmo Hong, J. Seo, Roi Meir, Noa Oved, Jun-Tae Park, Shin-Ik Kim, Byung-Jo Lim, Chanhee Kwak, J. Yeo","doi":"10.1109/EDTM55494.2023.10102957","DOIUrl":null,"url":null,"abstract":"Edge Placement Error (EPE) is a metric based on extreme value statistics that combines all the variations both in CD and Overlay domains. This is needed to characterize and ultimately monitor process performance and yield. In this paper, a new metrology methodology, all-in-one (or AIO), is developed to measure multiple process indexes such as CD, overlay, and EPE in one image. The robustness of the AIO metrology is confirmed by comparing AIO indexes and unit indexes measured separately. Using the data collected by AIO metrology, process budget characterization and wafermap analysis of the edge placement error (EPE) are performed to understand the cause of pattern defects for the 1x nm DRAM device at SK hynix. In addition, defect prediction is studied using EPE data in multiple layers and machine learning. As a result, we demonstrate EPE measurement, budgeting, and trend monitoring are useful to monitor pattern defects. The root-causes of such pattern defects are confirmed by the help of decent machine learning algorithm and process domain knowledge.","PeriodicalId":418413,"journal":{"name":"2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)","volume":"117 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2023-03-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Budgeting and predicting pattern defects using edge placement error and machine learning\",\"authors\":\"Tae-Young Jee, Joonsang You, Honggoo Lee, Sangho Lee, Seungmo Hong, J. Seo, Roi Meir, Noa Oved, Jun-Tae Park, Shin-Ik Kim, Byung-Jo Lim, Chanhee Kwak, J. Yeo\",\"doi\":\"10.1109/EDTM55494.2023.10102957\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Edge Placement Error (EPE) is a metric based on extreme value statistics that combines all the variations both in CD and Overlay domains. This is needed to characterize and ultimately monitor process performance and yield. In this paper, a new metrology methodology, all-in-one (or AIO), is developed to measure multiple process indexes such as CD, overlay, and EPE in one image. The robustness of the AIO metrology is confirmed by comparing AIO indexes and unit indexes measured separately. Using the data collected by AIO metrology, process budget characterization and wafermap analysis of the edge placement error (EPE) are performed to understand the cause of pattern defects for the 1x nm DRAM device at SK hynix. In addition, defect prediction is studied using EPE data in multiple layers and machine learning. As a result, we demonstrate EPE measurement, budgeting, and trend monitoring are useful to monitor pattern defects. The root-causes of such pattern defects are confirmed by the help of decent machine learning algorithm and process domain knowledge.\",\"PeriodicalId\":418413,\"journal\":{\"name\":\"2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)\",\"volume\":\"117 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2023-03-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDTM55494.2023.10102957\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2023 7th IEEE Electron Devices Technology & Manufacturing Conference (EDTM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDTM55494.2023.10102957","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Budgeting and predicting pattern defects using edge placement error and machine learning
Edge Placement Error (EPE) is a metric based on extreme value statistics that combines all the variations both in CD and Overlay domains. This is needed to characterize and ultimately monitor process performance and yield. In this paper, a new metrology methodology, all-in-one (or AIO), is developed to measure multiple process indexes such as CD, overlay, and EPE in one image. The robustness of the AIO metrology is confirmed by comparing AIO indexes and unit indexes measured separately. Using the data collected by AIO metrology, process budget characterization and wafermap analysis of the edge placement error (EPE) are performed to understand the cause of pattern defects for the 1x nm DRAM device at SK hynix. In addition, defect prediction is studied using EPE data in multiple layers and machine learning. As a result, we demonstrate EPE measurement, budgeting, and trend monitoring are useful to monitor pattern defects. The root-causes of such pattern defects are confirmed by the help of decent machine learning algorithm and process domain knowledge.