具有层次结构的高密度宏单元格生成器

K. Takeya, M. Nagatani, S. Horiguchi
{"title":"具有层次结构的高密度宏单元格生成器","authors":"K. Takeya, M. Nagatani, S. Horiguchi","doi":"10.1109/CICC.1989.56818","DOIUrl":null,"url":null,"abstract":"A parameterizable generator that can generate macrocells with multilevel hierarchies is described. High-density macrocells that incorporate random logic can be laid out automatically. The system generates full-custom macrocell layouts, sea-of-gates masterslice layouts, standard cell descriptions for such macrocells, and equivalent logic and function models for chip-level simulations","PeriodicalId":165054,"journal":{"name":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","volume":"349 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1989-05-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"A generator for high-density macrocells with hierarchical structure\",\"authors\":\"K. Takeya, M. Nagatani, S. Horiguchi\",\"doi\":\"10.1109/CICC.1989.56818\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A parameterizable generator that can generate macrocells with multilevel hierarchies is described. High-density macrocells that incorporate random logic can be laid out automatically. The system generates full-custom macrocell layouts, sea-of-gates masterslice layouts, standard cell descriptions for such macrocells, and equivalent logic and function models for chip-level simulations\",\"PeriodicalId\":165054,\"journal\":{\"name\":\"1989 Proceedings of the IEEE Custom Integrated Circuits Conference\",\"volume\":\"349 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1989-05-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1989 Proceedings of the IEEE Custom Integrated Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.1989.56818\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1989 Proceedings of the IEEE Custom Integrated Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.1989.56818","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

摘要

描述了一个可参数化的生成器,它可以生成具有多级层次结构的宏单元格。包含随机逻辑的高密度宏细胞可以自动布局。该系统可生成完全自定义的宏单元布局、栅极母片布局、此类宏单元的标准单元描述,以及用于芯片级仿真的等效逻辑和功能模型
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A generator for high-density macrocells with hierarchical structure
A parameterizable generator that can generate macrocells with multilevel hierarchies is described. High-density macrocells that incorporate random logic can be laid out automatically. The system generates full-custom macrocell layouts, sea-of-gates masterslice layouts, standard cell descriptions for such macrocells, and equivalent logic and function models for chip-level simulations
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信