一个完全集成的数字密集型极地多尔蒂发射机

2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC) Pub Date : 2017-06-01 DOI:10.1109/RFIC.2017.7969051

Yiyu Shen, M. Mehrpoo, M. Hashemi, M. Polushkin, Lei Zhou, M. Acar, R. van Leuken, M. Alavi, L. D. de Vreede

{"title":"一个完全集成的数字密集型极地多尔蒂发射机","authors":"Yiyu Shen, M. Mehrpoo, M. Hashemi, M. Polushkin, Lei Zhou, M. Acar, R. van Leuken, M. Alavi, L. D. de Vreede","doi":"10.1109/RFIC.2017.7969051","DOIUrl":null,"url":null,"abstract":"This paper presents an advanced 2.3–2.8 GHz fully-integrated digital-intensive polar Doherty transmitter realized in 40nm standard CMOS. The proposed architecture comprises CORDIC, digital delay aligners, interpolators, digital pre-distortion (DPD) circuitry in combination with frequency-agile wideband phase modulators followed by the digital main and peak power amplifier (PA) operating in quasi-load insensitive class-E using an on-chip power combiner. At 2.5 GHz, its maximum output power is +21.4 dBm. Drain efficiency is 49.4% at peak power, and 33.7% at 6-dB power back-off. Applying DPD for a 20-MHz 64-QAM signal, the measured EVM is better than −30 dB while the average drain efficiency is 24%.","PeriodicalId":349922,"journal":{"name":"2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","volume":"26 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"21","resultStr":"{\"title\":\"A fully-integrated digital-intensive polar Doherty transmitter\",\"authors\":\"Yiyu Shen, M. Mehrpoo, M. Hashemi, M. Polushkin, Lei Zhou, M. Acar, R. van Leuken, M. Alavi, L. D. de Vreede\",\"doi\":\"10.1109/RFIC.2017.7969051\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an advanced 2.3–2.8 GHz fully-integrated digital-intensive polar Doherty transmitter realized in 40nm standard CMOS. The proposed architecture comprises CORDIC, digital delay aligners, interpolators, digital pre-distortion (DPD) circuitry in combination with frequency-agile wideband phase modulators followed by the digital main and peak power amplifier (PA) operating in quasi-load insensitive class-E using an on-chip power combiner. At 2.5 GHz, its maximum output power is +21.4 dBm. Drain efficiency is 49.4% at peak power, and 33.7% at 6-dB power back-off. Applying DPD for a 20-MHz 64-QAM signal, the measured EVM is better than −30 dB while the average drain efficiency is 24%.\",\"PeriodicalId\":349922,\"journal\":{\"name\":\"2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)\",\"volume\":\"26 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"21\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/RFIC.2017.7969051\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/RFIC.2017.7969051","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 21

摘要

本文提出了一种先进的2.3-2.8 GHz全集成数字密集型极化Doherty发射机，采用40nm标准CMOS实现。所提出的架构包括CORDIC、数字延迟对准器、插值器、数字预失真(DPD)电路，结合频率敏捷宽带相位调制器，然后是数字主功率放大器和峰值功率放大器(PA)，使用片上功率组合器工作在准负载不敏感的e类。在2.5 GHz时，其最大输出功率为+21.4 dBm。漏极效率在峰值功率下为49.4%，在6db功率回退时为33.7%。对20mhz 64-QAM信号应用DPD，测量到的EVM优于−30 dB，平均漏极效率为24%。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A fully-integrated digital-intensive polar Doherty transmitter

This paper presents an advanced 2.3–2.8 GHz fully-integrated digital-intensive polar Doherty transmitter realized in 40nm standard CMOS. The proposed architecture comprises CORDIC, digital delay aligners, interpolators, digital pre-distortion (DPD) circuitry in combination with frequency-agile wideband phase modulators followed by the digital main and peak power amplifier (PA) operating in quasi-load insensitive class-E using an on-chip power combiner. At 2.5 GHz, its maximum output power is +21.4 dBm. Drain efficiency is 49.4% at peak power, and 33.7% at 6-dB power back-off. Applying DPD for a 20-MHz 64-QAM signal, the measured EVM is better than −30 dB while the average drain efficiency is 24%.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)

自引率

0.00%

发文量