F. Wang, Yunyong Yu, Xiaofang Hou, Hao Min, D. Hou
{"title":"AR AR /SO T AR CO- SI O A AVA CO- prosor OR A 3位RISC S ST MA T IMP M比率O T AR AR PARTITIO","authors":"F. Wang, Yunyong Yu, Xiaofang Hou, Hao Min, D. Hou","doi":"10.1109/ICASIC.2005.1611295","DOIUrl":null,"url":null,"abstract":"In this paper we proposed a design of a Java co-processor for a 32-bit RISC system to improve its performance, as the software only Java interpreter is more time-consuming. Our work includes the hardware/software co-design of the Java Card Virtual Machine (JCVM) and the details of its hardware implementation. The JCVM translates the Java bytecodes (JBCs) into the native RISC instructions and then passes them to the RISC core. A 16-byte pre-fetch FIFO and the folding mechanism are applied to further speedup the translation.","PeriodicalId":431034,"journal":{"name":"2005 6th International Conference on ASIC","volume":"20 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2005-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"AR AR /SO T AR CO- SI O A AVA CO-PROC SSOR OR A 3 -BIT RISC S ST MA T IMP M TATIO O T AR AR PARTITIO\",\"authors\":\"F. Wang, Yunyong Yu, Xiaofang Hou, Hao Min, D. Hou\",\"doi\":\"10.1109/ICASIC.2005.1611295\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we proposed a design of a Java co-processor for a 32-bit RISC system to improve its performance, as the software only Java interpreter is more time-consuming. Our work includes the hardware/software co-design of the Java Card Virtual Machine (JCVM) and the details of its hardware implementation. The JCVM translates the Java bytecodes (JBCs) into the native RISC instructions and then passes them to the RISC core. A 16-byte pre-fetch FIFO and the folding mechanism are applied to further speedup the translation.\",\"PeriodicalId\":431034,\"journal\":{\"name\":\"2005 6th International Conference on ASIC\",\"volume\":\"20 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2005-10-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2005 6th International Conference on ASIC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICASIC.2005.1611295\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2005 6th International Conference on ASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICASIC.2005.1611295","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
AR AR /SO T AR CO- SI O A AVA CO-PROC SSOR OR A 3 -BIT RISC S ST MA T IMP M TATIO O T AR AR PARTITIO
In this paper we proposed a design of a Java co-processor for a 32-bit RISC system to improve its performance, as the software only Java interpreter is more time-consuming. Our work includes the hardware/software co-design of the Java Card Virtual Machine (JCVM) and the details of its hardware implementation. The JCVM translates the Java bytecodes (JBCs) into the native RISC instructions and then passes them to the RISC core. A 16-byte pre-fetch FIFO and the folding mechanism are applied to further speedup the translation.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
