一个轻量级的静态调度的片上网络

NORCHIP 2012 Pub Date : 2012-11-01 DOI:10.1109/NORCHP.2012.6403129

R. B. Sorensen, Martin Schoeberl, J. Sparsø

{"title":"一个轻量级的静态调度的片上网络","authors":"R. B. Sorensen, Martin Schoeberl, J. Sparsø","doi":"10.1109/NORCHP.2012.6403129","DOIUrl":null,"url":null,"abstract":"This paper investigates how a light-weight, statically scheduled network-on-chip (NoC) for real-time systems can be designed and implemented. The NoC provides communication channels between all cores with equal bandwidth and latency. The design is FPGA-friendly and consumes a minimum of resources. We implemented a 64 core 16-bit multiprocessor connected with the proposed NoC in a low-cost FPGA.","PeriodicalId":332731,"journal":{"name":"NORCHIP 2012","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":"{\"title\":\"A light-weight statically scheduled network-on-chip\",\"authors\":\"R. B. Sorensen, Martin Schoeberl, J. Sparsø\",\"doi\":\"10.1109/NORCHP.2012.6403129\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper investigates how a light-weight, statically scheduled network-on-chip (NoC) for real-time systems can be designed and implemented. The NoC provides communication channels between all cores with equal bandwidth and latency. The design is FPGA-friendly and consumes a minimum of resources. We implemented a 64 core 16-bit multiprocessor connected with the proposed NoC in a low-cost FPGA.\",\"PeriodicalId\":332731,\"journal\":{\"name\":\"NORCHIP 2012\",\"volume\":\"17 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"16\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"NORCHIP 2012\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/NORCHP.2012.6403129\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"NORCHIP 2012","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/NORCHP.2012.6403129","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 16

摘要

本文研究了如何设计和实现用于实时系统的轻量级、静态调度的片上网络(NoC)。NoC提供所有核心之间沟通渠道以同样的带宽和延迟。该设计是fpga友好的，并且消耗的资源最少。我们在低成本FPGA中实现了一个64核16位多处理器与所提出的NoC连接。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A light-weight statically scheduled network-on-chip

This paper investigates how a light-weight, statically scheduled network-on-chip (NoC) for real-time systems can be designed and implemented. The NoC provides communication channels between all cores with equal bandwidth and latency. The design is FPGA-friendly and consumes a minimum of resources. We implemented a 64 core 16-bit multiprocessor connected with the proposed NoC in a low-cost FPGA.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

NORCHIP 2012

自引率

0.00%

发文量