{"title":"基于FPGA的分布式数据采集系统的软硬件协同设计方法","authors":"A. Krishnan, M. H. Supriya, N. Sivanandan","doi":"10.1109/VDAT53777.2021.9600989","DOIUrl":null,"url":null,"abstract":"Data acquisition systems are required to condition the low-level analog signals from various sensors and to convert them into digital format in order to facilitate downstream processing. Distributed DAQ systems are commonly used in SONAR systems, as a large number of acoustic sensors are used in big platforms and the sensors are physically distributed. The data collected by the distributed DAQ systems are transmitted to a central processing system in real-time where further processing of the data is done. The operating environment of the underwater system can impose severe restrictions on the design of the DAQ system. This paper presents a hardware-software co-design based approach to implementing a resource-efficient FPGA-based distributed DAQ system. Here, the functionality of deterministic data transmission through Ethernet is implemented using RTL modules, and remote health monitoring and configuration control functionalities with TCP/IP stack support are implemented in a soft-processor inside FPGA. To reduce the number of external cables and the FPGA resource utilization, a single Ethernet MAC is shared between processor and RTL modules using AXI switches. Synchronized sampling of sensors is an important requirement in distributed DAQ systems. In this paper, synchronization is achieved by implementing the IEEE1588 precision time protocol in FPGA. By implementing the timestamping of the PTP messages at the RGMII interface, synchronization accuracy close to 300ns was achieved. The implementation was done on Artix7 FPGA from Xilinx with a resource utilization of 36K LUTs and 43K flip-flops. MicroBlaze soft-processor was used with 100 MHz clock and the Synchronization Timer was generated using a 200 MHz clock.","PeriodicalId":122393,"journal":{"name":"2021 25th International Symposium on VLSI Design and Test (VDAT)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-09-16","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Hardware-Software Co-design based Approach for Development of a Distributed DAQ System using FPGA\",\"authors\":\"A. Krishnan, M. H. Supriya, N. Sivanandan\",\"doi\":\"10.1109/VDAT53777.2021.9600989\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Data acquisition systems are required to condition the low-level analog signals from various sensors and to convert them into digital format in order to facilitate downstream processing. Distributed DAQ systems are commonly used in SONAR systems, as a large number of acoustic sensors are used in big platforms and the sensors are physically distributed. The data collected by the distributed DAQ systems are transmitted to a central processing system in real-time where further processing of the data is done. The operating environment of the underwater system can impose severe restrictions on the design of the DAQ system. This paper presents a hardware-software co-design based approach to implementing a resource-efficient FPGA-based distributed DAQ system. Here, the functionality of deterministic data transmission through Ethernet is implemented using RTL modules, and remote health monitoring and configuration control functionalities with TCP/IP stack support are implemented in a soft-processor inside FPGA. To reduce the number of external cables and the FPGA resource utilization, a single Ethernet MAC is shared between processor and RTL modules using AXI switches. Synchronized sampling of sensors is an important requirement in distributed DAQ systems. In this paper, synchronization is achieved by implementing the IEEE1588 precision time protocol in FPGA. By implementing the timestamping of the PTP messages at the RGMII interface, synchronization accuracy close to 300ns was achieved. The implementation was done on Artix7 FPGA from Xilinx with a resource utilization of 36K LUTs and 43K flip-flops. MicroBlaze soft-processor was used with 100 MHz clock and the Synchronization Timer was generated using a 200 MHz clock.\",\"PeriodicalId\":122393,\"journal\":{\"name\":\"2021 25th International Symposium on VLSI Design and Test (VDAT)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-09-16\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 25th International Symposium on VLSI Design and Test (VDAT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VDAT53777.2021.9600989\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 25th International Symposium on VLSI Design and Test (VDAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VDAT53777.2021.9600989","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A Hardware-Software Co-design based Approach for Development of a Distributed DAQ System using FPGA
Data acquisition systems are required to condition the low-level analog signals from various sensors and to convert them into digital format in order to facilitate downstream processing. Distributed DAQ systems are commonly used in SONAR systems, as a large number of acoustic sensors are used in big platforms and the sensors are physically distributed. The data collected by the distributed DAQ systems are transmitted to a central processing system in real-time where further processing of the data is done. The operating environment of the underwater system can impose severe restrictions on the design of the DAQ system. This paper presents a hardware-software co-design based approach to implementing a resource-efficient FPGA-based distributed DAQ system. Here, the functionality of deterministic data transmission through Ethernet is implemented using RTL modules, and remote health monitoring and configuration control functionalities with TCP/IP stack support are implemented in a soft-processor inside FPGA. To reduce the number of external cables and the FPGA resource utilization, a single Ethernet MAC is shared between processor and RTL modules using AXI switches. Synchronized sampling of sensors is an important requirement in distributed DAQ systems. In this paper, synchronization is achieved by implementing the IEEE1588 precision time protocol in FPGA. By implementing the timestamping of the PTP messages at the RGMII interface, synchronization accuracy close to 300ns was achieved. The implementation was done on Artix7 FPGA from Xilinx with a resource utilization of 36K LUTs and 43K flip-flops. MicroBlaze soft-processor was used with 100 MHz clock and the Synchronization Timer was generated using a 200 MHz clock.