H. Gharaee, A. Nabavi, B. Bornoosh, S. M. Fakhraei
{"title":"超宽带脉冲无线电收发器的数字化实现","authors":"H. Gharaee, A. Nabavi, B. Bornoosh, S. M. Fakhraei","doi":"10.1109/SMELEC.2006.380685","DOIUrl":null,"url":null,"abstract":"In this paper a digital UWB transceiver is designed with a bit-rate of 200 Mb/s. System simulations propose an SNR of 10 dB, and 4-bit of resolution with 4 GHz sampling rate for analog to digital conversion. Hardware of this system is implemented on a Virtex-II Pro chip (XC2VP20). The critical digital blocks operate with a minimum frequency of 200 MHz. The total power in this system is 400 mw.","PeriodicalId":136703,"journal":{"name":"2006 IEEE International Conference on Semiconductor Electronics","volume":"25 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Digital Implementation for UWB Impulse Radio Transceiver\",\"authors\":\"H. Gharaee, A. Nabavi, B. Bornoosh, S. M. Fakhraei\",\"doi\":\"10.1109/SMELEC.2006.380685\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper a digital UWB transceiver is designed with a bit-rate of 200 Mb/s. System simulations propose an SNR of 10 dB, and 4-bit of resolution with 4 GHz sampling rate for analog to digital conversion. Hardware of this system is implemented on a Virtex-II Pro chip (XC2VP20). The critical digital blocks operate with a minimum frequency of 200 MHz. The total power in this system is 400 mw.\",\"PeriodicalId\":136703,\"journal\":{\"name\":\"2006 IEEE International Conference on Semiconductor Electronics\",\"volume\":\"25 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 IEEE International Conference on Semiconductor Electronics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SMELEC.2006.380685\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE International Conference on Semiconductor Electronics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SMELEC.2006.380685","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A Digital Implementation for UWB Impulse Radio Transceiver
In this paper a digital UWB transceiver is designed with a bit-rate of 200 Mb/s. System simulations propose an SNR of 10 dB, and 4-bit of resolution with 4 GHz sampling rate for analog to digital conversion. Hardware of this system is implemented on a Virtex-II Pro chip (XC2VP20). The critical digital blocks operate with a minimum frequency of 200 MHz. The total power in this system is 400 mw.