FOLM-planner:一种适用于SOG (sea-of-gates)型栅极阵列的框架重叠平面模型的新型平面规划器

1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers Pub Date : 1990-11-11 DOI:10.1109/ICCAD.1990.129863

M. Murofushi, M. Yamada, T. Mitsuhashi

{"title":"FOLM-planner:一种适用于SOG (sea-of-gates)型栅极阵列的框架重叠平面模型的新型平面规划器","authors":"M. Murofushi, M. Yamada, T. Mitsuhashi","doi":"10.1109/ICCAD.1990.129863","DOIUrl":null,"url":null,"abstract":"A floorplanner, FOLM-planner, suitable for SOG gate arrays is presented. FOLM-planner is based on a 'frame overlapping floorplan model, which is free from unnecessary constraints caused by conventional floorplan models, and is easy to use for satisfying timing constraints. FOLM-planner aims at minimizing the net length among frames and controlling frame overlaps for efficient usage of a chip area. To accomplish these objectives, FOLM-planner uses a newly developed force directed method for frame reshaping as well as moving. Experimental results have shown that FOLM layout can shorten the net length inside a frame without the total net length becoming longer.<<ETX>>","PeriodicalId":242666,"journal":{"name":"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers","volume":"106 2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1990-11-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"FOLM-planner: A new floorplanner with a frame overlapping floorplan model suitable for SOG (sea-of-gates) type gate arrays\",\"authors\":\"M. Murofushi, M. Yamada, T. Mitsuhashi\",\"doi\":\"10.1109/ICCAD.1990.129863\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A floorplanner, FOLM-planner, suitable for SOG gate arrays is presented. FOLM-planner is based on a 'frame overlapping floorplan model, which is free from unnecessary constraints caused by conventional floorplan models, and is easy to use for satisfying timing constraints. FOLM-planner aims at minimizing the net length among frames and controlling frame overlaps for efficient usage of a chip area. To accomplish these objectives, FOLM-planner uses a newly developed force directed method for frame reshaping as well as moving. Experimental results have shown that FOLM layout can shorten the net length inside a frame without the total net length becoming longer.<<ETX>>\",\"PeriodicalId\":242666,\"journal\":{\"name\":\"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers\",\"volume\":\"106 2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1990-11-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCAD.1990.129863\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCAD.1990.129863","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 8

摘要

提出了一种适用于SOG栅极阵列的平面规划器——FOLM-planner。FOLM-planner基于框架重叠平面模型，避免了传统平面模型带来的不必要的约束，并且易于满足时间约束。FOLM-planner的目标是最小化帧间的净长度和控制帧重叠，以有效地利用芯片面积。为了实现这些目标，FOLM-planner使用了一种新开发的力定向方法来进行框架重塑和移动。实验结果表明，FOLM布局可以缩短框架内的网长，而不会增加总网长。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

FOLM-planner: A new floorplanner with a frame overlapping floorplan model suitable for SOG (sea-of-gates) type gate arrays

A floorplanner, FOLM-planner, suitable for SOG gate arrays is presented. FOLM-planner is based on a 'frame overlapping floorplan model, which is free from unnecessary constraints caused by conventional floorplan models, and is easy to use for satisfying timing constraints. FOLM-planner aims at minimizing the net length among frames and controlling frame overlaps for efficient usage of a chip area. To accomplish these objectives, FOLM-planner uses a newly developed force directed method for frame reshaping as well as moving. Experimental results have shown that FOLM layout can shorten the net length inside a frame without the total net length becoming longer.<>

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers

自引率

0.00%

发文量