Bibin Varghese, G. S. Sruthi, V. V. Kumar, U. S. Kumar
{"title":"翅片厚度和自热变化对finfet的影响","authors":"Bibin Varghese, G. S. Sruthi, V. V. Kumar, U. S. Kumar","doi":"10.1109/COMPSC.2014.7032631","DOIUrl":null,"url":null,"abstract":"In this work, we have studied Effect of Variations in Different Dimensions and self-heating on FinFET Output characteristics and Lattice Temperature. In the sub 26 nm regime conventional planar MOSFET scaling has been facing problems such as threshold voltage lowering, sub-threshold swing (SS) degradation, drain-induced barrier lowering (DIBL), random dopant fluctuations, leakage increase due to dielectric tunnelling, and problem of increased self-heating due to the increase in thermal resistance. Effect of Variations in Fin Thickness and self-heating on FinFETs Output characteristics and Lattice temperature will be step for designing more sophisticated and efficient FinFETs.","PeriodicalId":388270,"journal":{"name":"2014 First International Conference on Computational Systems and Communications (ICCSC)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Effect of variations in fin thickness and self-heating on FinFETs\",\"authors\":\"Bibin Varghese, G. S. Sruthi, V. V. Kumar, U. S. Kumar\",\"doi\":\"10.1109/COMPSC.2014.7032631\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work, we have studied Effect of Variations in Different Dimensions and self-heating on FinFET Output characteristics and Lattice Temperature. In the sub 26 nm regime conventional planar MOSFET scaling has been facing problems such as threshold voltage lowering, sub-threshold swing (SS) degradation, drain-induced barrier lowering (DIBL), random dopant fluctuations, leakage increase due to dielectric tunnelling, and problem of increased self-heating due to the increase in thermal resistance. Effect of Variations in Fin Thickness and self-heating on FinFETs Output characteristics and Lattice temperature will be step for designing more sophisticated and efficient FinFETs.\",\"PeriodicalId\":388270,\"journal\":{\"name\":\"2014 First International Conference on Computational Systems and Communications (ICCSC)\",\"volume\":\"27 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 First International Conference on Computational Systems and Communications (ICCSC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/COMPSC.2014.7032631\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 First International Conference on Computational Systems and Communications (ICCSC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/COMPSC.2014.7032631","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Effect of variations in fin thickness and self-heating on FinFETs
In this work, we have studied Effect of Variations in Different Dimensions and self-heating on FinFET Output characteristics and Lattice Temperature. In the sub 26 nm regime conventional planar MOSFET scaling has been facing problems such as threshold voltage lowering, sub-threshold swing (SS) degradation, drain-induced barrier lowering (DIBL), random dopant fluctuations, leakage increase due to dielectric tunnelling, and problem of increased self-heating due to the increase in thermal resistance. Effect of Variations in Fin Thickness and self-heating on FinFETs Output characteristics and Lattice temperature will be step for designing more sophisticated and efficient FinFETs.