Hiroshi Adachi, M. Motoyoshi, K. Takano, K. Katayama, S. Amakawa, T. Yoshida, M. Fujishima
{"title":"CMOS谐振推推式倍频器的设计","authors":"Hiroshi Adachi, M. Motoyoshi, K. Takano, K. Katayama, S. Amakawa, T. Yoshida, M. Fujishima","doi":"10.1109/IMFEDK.2014.6867082","DOIUrl":null,"url":null,"abstract":"This paper concerns maximizing the conversion gain of a CMOS push-push doubler, in which the drains of a pair of differentially driven MOSFETs are tied together. We propose to insert transmission lines, which act as resonators at the fundamental frequency, between the drains of the MOSFETs. In the simulation of the proposed circuit, it achieved an output power improvement of 2.2 dB at the 0 dBm input power.","PeriodicalId":202416,"journal":{"name":"2014 IEEE International Meeting for Future of Electron Devices, Kansai (IMFEDK)","volume":"5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-06-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"Design of CMOS resonating push-push frequency doubler\",\"authors\":\"Hiroshi Adachi, M. Motoyoshi, K. Takano, K. Katayama, S. Amakawa, T. Yoshida, M. Fujishima\",\"doi\":\"10.1109/IMFEDK.2014.6867082\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper concerns maximizing the conversion gain of a CMOS push-push doubler, in which the drains of a pair of differentially driven MOSFETs are tied together. We propose to insert transmission lines, which act as resonators at the fundamental frequency, between the drains of the MOSFETs. In the simulation of the proposed circuit, it achieved an output power improvement of 2.2 dB at the 0 dBm input power.\",\"PeriodicalId\":202416,\"journal\":{\"name\":\"2014 IEEE International Meeting for Future of Electron Devices, Kansai (IMFEDK)\",\"volume\":\"5 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-06-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 IEEE International Meeting for Future of Electron Devices, Kansai (IMFEDK)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IMFEDK.2014.6867082\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE International Meeting for Future of Electron Devices, Kansai (IMFEDK)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMFEDK.2014.6867082","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design of CMOS resonating push-push frequency doubler
This paper concerns maximizing the conversion gain of a CMOS push-push doubler, in which the drains of a pair of differentially driven MOSFETs are tied together. We propose to insert transmission lines, which act as resonators at the fundamental frequency, between the drains of the MOSFETs. In the simulation of the proposed circuit, it achieved an output power improvement of 2.2 dB at the 0 dBm input power.