Ermin Chong, YiZheng Zhu, C. Yi, Xianguo Dong, L. Zhang, Quanbo Li, Jun Huang, Yu Zhang
{"title":"SADP过程中硬掩模轮廓和加载问题的研究","authors":"Ermin Chong, YiZheng Zhu, C. Yi, Xianguo Dong, L. Zhang, Quanbo Li, Jun Huang, Yu Zhang","doi":"10.1109/CSTIC.2015.7153372","DOIUrl":null,"url":null,"abstract":"Double Patterning (DP) technique is developed and applied to 45nm technology node and beyond by improving litho equipment and process windows. In addition in the 14/16nm node, the planar device is replaced by 3D FINFET architecture for device performance improvement; the SADP (self-align double patterning) technique is developed for FIN formation with focus on the smaller CD and LER (line edge roughness) evolution. The challenges during process development are FIN profile loading, core film profile tuning and others. In this paper, the authors introduce FIN formation and the main challenges during process development.","PeriodicalId":130108,"journal":{"name":"2015 China Semiconductor Technology International Conference","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-03-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Hard mask profile and loading issue study in SADP process\",\"authors\":\"Ermin Chong, YiZheng Zhu, C. Yi, Xianguo Dong, L. Zhang, Quanbo Li, Jun Huang, Yu Zhang\",\"doi\":\"10.1109/CSTIC.2015.7153372\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Double Patterning (DP) technique is developed and applied to 45nm technology node and beyond by improving litho equipment and process windows. In addition in the 14/16nm node, the planar device is replaced by 3D FINFET architecture for device performance improvement; the SADP (self-align double patterning) technique is developed for FIN formation with focus on the smaller CD and LER (line edge roughness) evolution. The challenges during process development are FIN profile loading, core film profile tuning and others. In this paper, the authors introduce FIN formation and the main challenges during process development.\",\"PeriodicalId\":130108,\"journal\":{\"name\":\"2015 China Semiconductor Technology International Conference\",\"volume\":\"12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-03-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 China Semiconductor Technology International Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CSTIC.2015.7153372\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 China Semiconductor Technology International Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CSTIC.2015.7153372","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Hard mask profile and loading issue study in SADP process
Double Patterning (DP) technique is developed and applied to 45nm technology node and beyond by improving litho equipment and process windows. In addition in the 14/16nm node, the planar device is replaced by 3D FINFET architecture for device performance improvement; the SADP (self-align double patterning) technique is developed for FIN formation with focus on the smaller CD and LER (line edge roughness) evolution. The challenges during process development are FIN profile loading, core film profile tuning and others. In this paper, the authors introduce FIN formation and the main challenges during process development.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
