{"title":"采用sigma-delta调制器的低压模拟数字转换器","authors":"Tae-Seong Jeong, W. Choi, Jun-Gi, C. Yoo","doi":"10.1109/SOCDC.2008.4815745","DOIUrl":null,"url":null,"abstract":"This paper proposes low voltage, low power discrete sigma-delta modulator for DVB-H. Full-feedforward structure and double sampling technique were used in order to achieve low voltage and wide bandwidth. To overcome the noise folding problem, generated when double sampling technique is applied, fully floating DAC is used. Simulated results of the modulator, designed in a 0.18 mum CMOS technology, achieves a 58 dB SNDR in a 4 MHz bandwidth and dissipates 8 mW from a 1.2 V supply.","PeriodicalId":405078,"journal":{"name":"2008 International SoC Design Conference","volume":"134 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Low voltage analog digital converter using sigma-delta modulator\",\"authors\":\"Tae-Seong Jeong, W. Choi, Jun-Gi, C. Yoo\",\"doi\":\"10.1109/SOCDC.2008.4815745\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper proposes low voltage, low power discrete sigma-delta modulator for DVB-H. Full-feedforward structure and double sampling technique were used in order to achieve low voltage and wide bandwidth. To overcome the noise folding problem, generated when double sampling technique is applied, fully floating DAC is used. Simulated results of the modulator, designed in a 0.18 mum CMOS technology, achieves a 58 dB SNDR in a 4 MHz bandwidth and dissipates 8 mW from a 1.2 V supply.\",\"PeriodicalId\":405078,\"journal\":{\"name\":\"2008 International SoC Design Conference\",\"volume\":\"134 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 International SoC Design Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SOCDC.2008.4815745\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 International SoC Design Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOCDC.2008.4815745","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3
摘要
本文提出了一种用于DVB-H的低电压、低功率离散σ - δ调制器。采用全前馈结构和双采样技术，实现了低电压和宽带宽。为了克服双采样技术产生的噪声折叠问题，采用了全浮动DAC。仿真结果表明，采用0.18 μ m CMOS技术设计的调制器在4 MHz带宽下实现了58 dB的SNDR，在1.2 V电源下功耗为8 mW。
Low voltage analog digital converter using sigma-delta modulator
This paper proposes low voltage, low power discrete sigma-delta modulator for DVB-H. Full-feedforward structure and double sampling technique were used in order to achieve low voltage and wide bandwidth. To overcome the noise folding problem, generated when double sampling technique is applied, fully floating DAC is used. Simulated results of the modulator, designed in a 0.18 mum CMOS technology, achieves a 58 dB SNDR in a 4 MHz bandwidth and dissipates 8 mW from a 1.2 V supply.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
