一个低功耗的数字到模拟转换器的SAR adc使用一个参考电压

Seyed Behnam Yazdani, Ata Khorami, M. Sharifkhani
{"title":"一个低功耗的数字到模拟转换器的SAR adc使用一个参考电压","authors":"Seyed Behnam Yazdani, Ata Khorami, M. Sharifkhani","doi":"10.1109/IRANIANCEE.2015.7146378","DOIUrl":null,"url":null,"abstract":"A new low-power capacitive structure and its switching scheme for Successive Approximation Register (SAR) Digital to Analog Converter (DAC) is presented. The proposed method reduces power consumption by 93% and area by 50% compared to the conventional binary-weighted DAC. Moreover, only one reference voltage is used to avoid the effect of common mode voltage (Vcm) non-idealities on precision.","PeriodicalId":187121,"journal":{"name":"2015 23rd Iranian Conference on Electrical Engineering","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-05-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A low-power digital to analog converter for SAR ADCs using one reference voltage\",\"authors\":\"Seyed Behnam Yazdani, Ata Khorami, M. Sharifkhani\",\"doi\":\"10.1109/IRANIANCEE.2015.7146378\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A new low-power capacitive structure and its switching scheme for Successive Approximation Register (SAR) Digital to Analog Converter (DAC) is presented. The proposed method reduces power consumption by 93% and area by 50% compared to the conventional binary-weighted DAC. Moreover, only one reference voltage is used to avoid the effect of common mode voltage (Vcm) non-idealities on precision.\",\"PeriodicalId\":187121,\"journal\":{\"name\":\"2015 23rd Iranian Conference on Electrical Engineering\",\"volume\":\"10 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2015-05-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2015 23rd Iranian Conference on Electrical Engineering\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IRANIANCEE.2015.7146378\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 23rd Iranian Conference on Electrical Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IRANIANCEE.2015.7146378","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

提出了一种用于逐次逼近寄存器(SAR)数模转换器(DAC)的新型低功耗电容结构及其开关方案。与传统的二值加权DAC相比,该方法可降低93%的功耗和50%的面积。此外,仅使用一个参考电压,避免了共模电压(Vcm)非理想性对精度的影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A low-power digital to analog converter for SAR ADCs using one reference voltage
A new low-power capacitive structure and its switching scheme for Successive Approximation Register (SAR) Digital to Analog Converter (DAC) is presented. The proposed method reduces power consumption by 93% and area by 50% compared to the conventional binary-weighted DAC. Moreover, only one reference voltage is used to avoid the effect of common mode voltage (Vcm) non-idealities on precision.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信