Michael Meitinger, Rainer Ohlendorf, Thomas Wild, A. Herkersdorf
{"title":"一种具有灵活处理路径的网络处理器架构","authors":"Michael Meitinger, Rainer Ohlendorf, Thomas Wild, A. Herkersdorf","doi":"10.1109/ISSOC.2008.4694869","DOIUrl":null,"url":null,"abstract":"In this paper we present a FlexPath network processor implementation, a platform with flexible, reconfigurable processing paths for packet processing. The path decision is made in hardware based on a packetpsilas network application. Packets may be processed by a CPU or even completely in hardware. With our demonstrator the performance of different processing paths is shown for a scenario with simple IPv4 forwarding traffic mixed with IPSec packets. We show that flexible path selection significantly improves the systempsilas performance. The specific FlexPath concepts are also applicable to other NP architectures.","PeriodicalId":168022,"journal":{"name":"2008 International Symposium on System-on-Chip","volume":"36 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-12-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":"{\"title\":\"FlexPath NP - A network processor architecture with flexible processing paths\",\"authors\":\"Michael Meitinger, Rainer Ohlendorf, Thomas Wild, A. Herkersdorf\",\"doi\":\"10.1109/ISSOC.2008.4694869\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we present a FlexPath network processor implementation, a platform with flexible, reconfigurable processing paths for packet processing. The path decision is made in hardware based on a packetpsilas network application. Packets may be processed by a CPU or even completely in hardware. With our demonstrator the performance of different processing paths is shown for a scenario with simple IPv4 forwarding traffic mixed with IPSec packets. We show that flexible path selection significantly improves the systempsilas performance. The specific FlexPath concepts are also applicable to other NP architectures.\",\"PeriodicalId\":168022,\"journal\":{\"name\":\"2008 International Symposium on System-on-Chip\",\"volume\":\"36 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-12-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"11\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 International Symposium on System-on-Chip\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSOC.2008.4694869\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 International Symposium on System-on-Chip","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSOC.2008.4694869","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
FlexPath NP - A network processor architecture with flexible processing paths
In this paper we present a FlexPath network processor implementation, a platform with flexible, reconfigurable processing paths for packet processing. The path decision is made in hardware based on a packetpsilas network application. Packets may be processed by a CPU or even completely in hardware. With our demonstrator the performance of different processing paths is shown for a scenario with simple IPv4 forwarding traffic mixed with IPSec packets. We show that flexible path selection significantly improves the systempsilas performance. The specific FlexPath concepts are also applicable to other NP architectures.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
