{"title":"超高频锁相环频率合成器的分数n杂散预测","authors":"D. Butterfield, B. Sun","doi":"10.1109/MTTTWA.1999.755124","DOIUrl":null,"url":null,"abstract":"Fast settling-time added to the already conflicting requirements of narrow channel spacing and low phase noise lead to fractional-N divider techniques for PLL synthesizers. We analyze discrete \"beat-note\" spurious levels from arbitrary modulus divide sequences including those from classic accumulator methods. The results are compared with measurements.","PeriodicalId":261988,"journal":{"name":"1999 IEEE MTT-S International Topical Symposium on Technologies for Wireless Applications (Cat. No. 99TH8390)","volume":"79 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1900-01-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"14","resultStr":"{\"title\":\"Prediction of fractional-N spurs for UHF PLL frequency synthesizers\",\"authors\":\"D. Butterfield, B. Sun\",\"doi\":\"10.1109/MTTTWA.1999.755124\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Fast settling-time added to the already conflicting requirements of narrow channel spacing and low phase noise lead to fractional-N divider techniques for PLL synthesizers. We analyze discrete \\\"beat-note\\\" spurious levels from arbitrary modulus divide sequences including those from classic accumulator methods. The results are compared with measurements.\",\"PeriodicalId\":261988,\"journal\":{\"name\":\"1999 IEEE MTT-S International Topical Symposium on Technologies for Wireless Applications (Cat. No. 99TH8390)\",\"volume\":\"79 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1900-01-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"14\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"1999 IEEE MTT-S International Topical Symposium on Technologies for Wireless Applications (Cat. No. 99TH8390)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MTTTWA.1999.755124\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"1999 IEEE MTT-S International Topical Symposium on Technologies for Wireless Applications (Cat. No. 99TH8390)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MTTTWA.1999.755124","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Prediction of fractional-N spurs for UHF PLL frequency synthesizers
Fast settling-time added to the already conflicting requirements of narrow channel spacing and low phase noise lead to fractional-N divider techniques for PLL synthesizers. We analyze discrete "beat-note" spurious levels from arbitrary modulus divide sequences including those from classic accumulator methods. The results are compared with measurements.