Chih-Hung Chen, Benson Yang, Pei-Hsien Chu, Graham Brown, Saswati Das
{"title":"系统感知DUT设计，优化晶圆上噪声测量","authors":"Chih-Hung Chen, Benson Yang, Pei-Hsien Chu, Graham Brown, Saswati Das","doi":"10.1109/ICMTS.2018.8383800","DOIUrl":null,"url":null,"abstract":"This paper presents a system-aware design of device-under-tests (DUT) for optimum high-frequency (HF) on-wafer noise measurement. It overcomes the challenges in modeling the bias and geometry dependence of noise sources due to the voltage drop in the interconnections at the output port of a large DUT. It also prevents the measurement inaccuracy resulted from insufficient noise from a small DUT. Experimental data and suggested device sizes for different technologies are presented.","PeriodicalId":271839,"journal":{"name":"2018 IEEE International Conference on Microelectronic Test Structures (ICMTS)","volume":"24 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"System aware DUT design for optimum on-wafer noise measurement\",\"authors\":\"Chih-Hung Chen, Benson Yang, Pei-Hsien Chu, Graham Brown, Saswati Das\",\"doi\":\"10.1109/ICMTS.2018.8383800\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a system-aware design of device-under-tests (DUT) for optimum high-frequency (HF) on-wafer noise measurement. It overcomes the challenges in modeling the bias and geometry dependence of noise sources due to the voltage drop in the interconnections at the output port of a large DUT. It also prevents the measurement inaccuracy resulted from insufficient noise from a small DUT. Experimental data and suggested device sizes for different technologies are presented.\",\"PeriodicalId\":271839,\"journal\":{\"name\":\"2018 IEEE International Conference on Microelectronic Test Structures (ICMTS)\",\"volume\":\"24 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE International Conference on Microelectronic Test Structures (ICMTS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICMTS.2018.8383800\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE International Conference on Microelectronic Test Structures (ICMTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMTS.2018.8383800","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
System aware DUT design for optimum on-wafer noise measurement
This paper presents a system-aware design of device-under-tests (DUT) for optimum high-frequency (HF) on-wafer noise measurement. It overcomes the challenges in modeling the bias and geometry dependence of noise sources due to the voltage drop in the interconnections at the output port of a large DUT. It also prevents the measurement inaccuracy resulted from insufficient noise from a small DUT. Experimental data and suggested device sizes for different technologies are presented.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
