一种新型65nm CMOS级联混频器用于NB-IoT收发器系统

2018 IEEE International Conference on Electron Devices and Solid State Circuits (EDSSC) Pub Date : 2018-06-01 DOI:10.1109/EDSSC.2018.8487163

Pengyi Cao, Xinpeng Xing, Haigang Feng, Zhihua Wang

{"title":"一种新型65nm CMOS级联混频器用于NB-IoT收发器系统","authors":"Pengyi Cao, Xinpeng Xing, Haigang Feng, Zhihua Wang","doi":"10.1109/EDSSC.2018.8487163","DOIUrl":null,"url":null,"abstract":"NB-IoT is a FDD system. Its TX & RX are operated at a fixed frequency offset at the same time. Conventional architecture builds 2 PLLs to support FDD. This paper presents a new architecture which only needs one PLL. Its receiver introduces a novel cascode-mixer structure (Cascaded by two current-mode passive mixers driven by 25% duty-cycle quadrature clocks). The cascode mixer makes two times mixing of RF signals using the LO1 produced by the PLL and the LO2 from the crystal reference. It achieves 18.7dB noise figure and +8.13 dBm IP1dB in simulation with a commercial 65nm RFCMOS process. It consumes 2.8mA from a 1.2V supply. IQ phase mismatch correction is also implemented in this design.","PeriodicalId":279745,"journal":{"name":"2018 IEEE International Conference on Electron Devices and Solid State Circuits (EDSSC)","volume":"93 3 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Novel Cascode Mixer for NB-IoT Transceiver System in 65nm CMOS\",\"authors\":\"Pengyi Cao, Xinpeng Xing, Haigang Feng, Zhihua Wang\",\"doi\":\"10.1109/EDSSC.2018.8487163\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"NB-IoT is a FDD system. Its TX & RX are operated at a fixed frequency offset at the same time. Conventional architecture builds 2 PLLs to support FDD. This paper presents a new architecture which only needs one PLL. Its receiver introduces a novel cascode-mixer structure (Cascaded by two current-mode passive mixers driven by 25% duty-cycle quadrature clocks). The cascode mixer makes two times mixing of RF signals using the LO1 produced by the PLL and the LO2 from the crystal reference. It achieves 18.7dB noise figure and +8.13 dBm IP1dB in simulation with a commercial 65nm RFCMOS process. It consumes 2.8mA from a 1.2V supply. IQ phase mismatch correction is also implemented in this design.\",\"PeriodicalId\":279745,\"journal\":{\"name\":\"2018 IEEE International Conference on Electron Devices and Solid State Circuits (EDSSC)\",\"volume\":\"93 3 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE International Conference on Electron Devices and Solid State Circuits (EDSSC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDSSC.2018.8487163\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE International Conference on Electron Devices and Solid State Circuits (EDSSC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDSSC.2018.8487163","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

NB-IoT是FDD系统。它的TX和RX同时在固定的频率偏移下工作。传统架构构建2个锁相环来支持FDD。本文提出了一种只需要一个锁相环的新结构。它的接收机引入了一种新颖的级联码混频器结构(由两个由25%占空比正交时钟驱动的电流模式无源混频器级联)。级联混频器利用锁相环产生的LO1和参考晶体产生的LO2对射频信号进行两次混合。采用商用65nm RFCMOS工艺，仿真噪声系数为18.7dB, IP1dB为+8.13 dBm。它从1.2V电源消耗2.8mA。在本设计中还实现了IQ相位失配校正。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A Novel Cascode Mixer for NB-IoT Transceiver System in 65nm CMOS

NB-IoT is a FDD system. Its TX & RX are operated at a fixed frequency offset at the same time. Conventional architecture builds 2 PLLs to support FDD. This paper presents a new architecture which only needs one PLL. Its receiver introduces a novel cascode-mixer structure (Cascaded by two current-mode passive mixers driven by 25% duty-cycle quadrature clocks). The cascode mixer makes two times mixing of RF signals using the LO1 produced by the PLL and the LO2 from the crystal reference. It achieves 18.7dB noise figure and +8.13 dBm IP1dB in simulation with a commercial 65nm RFCMOS process. It consumes 2.8mA from a 1.2V supply. IQ phase mismatch correction is also implemented in this design.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2018 IEEE International Conference on Electron Devices and Solid State Circuits (EDSSC)

自引率

0.00%

发文量