16.6μW 32.8MHz单片CMOS弛豫振荡器

Yat-Hei Lam, Seong-Jin Kim
{"title":"16.6μW 32.8MHz单片CMOS弛豫振荡器","authors":"Yat-Hei Lam, Seong-Jin Kim","doi":"10.1109/ASSCC.2014.7008885","DOIUrl":null,"url":null,"abstract":"This paper presents a 32.8MHz low power, supply insensitive monolithic CMOS relaxation oscillator. Instead of using voltage-mode comparators for cycle-to-cycle capacitor voltage swing (CVS) threshold voltage comparison, the CVS is regulated by a low-power closed-loop control which consists of a current-controlled delay cell (CCDC), a Gm-C error integrator and a comparator-free switch logic block. The CCDC and switching logics are powered by a logic supply regulator for reducing switching-losses and line sensitivity. The oscillator consumes 16.6μW from a 1.5V supply voltage at room temperature, achieving a FOM of 0.51μW/MHz. The measured output frequency variation is <;±0.13%/V @ 32.8MHz, for a supply range of 1.5V to 3.6V It occupies 0.013mm2 in a 0.18μm CMOS process.","PeriodicalId":161031,"journal":{"name":"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2014-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"13","resultStr":"{\"title\":\"A 16.6μW 32.8MHz monolithic CMOS relaxation oscillator\",\"authors\":\"Yat-Hei Lam, Seong-Jin Kim\",\"doi\":\"10.1109/ASSCC.2014.7008885\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a 32.8MHz low power, supply insensitive monolithic CMOS relaxation oscillator. Instead of using voltage-mode comparators for cycle-to-cycle capacitor voltage swing (CVS) threshold voltage comparison, the CVS is regulated by a low-power closed-loop control which consists of a current-controlled delay cell (CCDC), a Gm-C error integrator and a comparator-free switch logic block. The CCDC and switching logics are powered by a logic supply regulator for reducing switching-losses and line sensitivity. The oscillator consumes 16.6μW from a 1.5V supply voltage at room temperature, achieving a FOM of 0.51μW/MHz. The measured output frequency variation is <;±0.13%/V @ 32.8MHz, for a supply range of 1.5V to 3.6V It occupies 0.013mm2 in a 0.18μm CMOS process.\",\"PeriodicalId\":161031,\"journal\":{\"name\":\"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)\",\"volume\":\"19 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"13\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASSCC.2014.7008885\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2014 IEEE Asian Solid-State Circuits Conference (A-SSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASSCC.2014.7008885","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 13

摘要

本文提出了一种32.8MHz低功耗、电源不敏感的单片CMOS弛豫振荡器。代替使用电压模式比较器进行周期到周期的电容电压摆幅(CVS)阈值电压比较,CVS由一个低功耗闭环控制来调节,该控制由一个电流控制延迟单元(CCDC)、一个Gm-C误差积分器和一个无比较器的开关逻辑块组成。CCDC和开关逻辑由逻辑电源稳压器供电,以降低开关损耗和线路灵敏度。在室温下,该振荡器在1.5V电源电压下的功耗为16.6μW, FOM为0.51μW/MHz。测量输出频率变化<±0.13%/V @ 32.8MHz,电源范围为1.5V至3.6V,在0.18μm CMOS工艺中占地0.013mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A 16.6μW 32.8MHz monolithic CMOS relaxation oscillator
This paper presents a 32.8MHz low power, supply insensitive monolithic CMOS relaxation oscillator. Instead of using voltage-mode comparators for cycle-to-cycle capacitor voltage swing (CVS) threshold voltage comparison, the CVS is regulated by a low-power closed-loop control which consists of a current-controlled delay cell (CCDC), a Gm-C error integrator and a comparator-free switch logic block. The CCDC and switching logics are powered by a logic supply regulator for reducing switching-losses and line sensitivity. The oscillator consumes 16.6μW from a 1.5V supply voltage at room temperature, achieving a FOM of 0.51μW/MHz. The measured output frequency variation is <;±0.13%/V @ 32.8MHz, for a supply range of 1.5V to 3.6V It occupies 0.013mm2 in a 0.18μm CMOS process.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信