Fu Dongbing, Zhu Dongmei, Zhou Shu-tao, L. Kaicheng
{"title":"16位400MSPS电流转向数模转换器的设计","authors":"Fu Dongbing, Zhu Dongmei, Zhou Shu-tao, L. Kaicheng","doi":"10.1109/ASICON.2009.5351181","DOIUrl":null,"url":null,"abstract":"In this study, design of a 16-bit, 400MSPS high-speed high-resolution current steering D/A converter is described. With pipelined thermometer decoding, multi-stage synchronous latch, current-source matching array design, two-stage active cascade design, and current switch nonlinear capacitor bootstrapping compensation technologies, DAC dynamic performances at high frequency are improved. The DAC uses the design in 0.25um CMOS process technology. Its die size is 4.84 mm × 4.9mm. High-frequency broadband SFDR>63dBc@Fout=(331/1024) × 400 MHz & Fsample =400MHz;","PeriodicalId":446584,"journal":{"name":"2009 IEEE 8th International Conference on ASIC","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-12-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Design of 16-bit 400MSPS current steering D/A converter\",\"authors\":\"Fu Dongbing, Zhu Dongmei, Zhou Shu-tao, L. Kaicheng\",\"doi\":\"10.1109/ASICON.2009.5351181\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this study, design of a 16-bit, 400MSPS high-speed high-resolution current steering D/A converter is described. With pipelined thermometer decoding, multi-stage synchronous latch, current-source matching array design, two-stage active cascade design, and current switch nonlinear capacitor bootstrapping compensation technologies, DAC dynamic performances at high frequency are improved. The DAC uses the design in 0.25um CMOS process technology. Its die size is 4.84 mm × 4.9mm. High-frequency broadband SFDR>63dBc@Fout=(331/1024) × 400 MHz & Fsample =400MHz;\",\"PeriodicalId\":446584,\"journal\":{\"name\":\"2009 IEEE 8th International Conference on ASIC\",\"volume\":\"32 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2009-12-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2009 IEEE 8th International Conference on ASIC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ASICON.2009.5351181\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 IEEE 8th International Conference on ASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ASICON.2009.5351181","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Design of 16-bit 400MSPS current steering D/A converter
In this study, design of a 16-bit, 400MSPS high-speed high-resolution current steering D/A converter is described. With pipelined thermometer decoding, multi-stage synchronous latch, current-source matching array design, two-stage active cascade design, and current switch nonlinear capacitor bootstrapping compensation technologies, DAC dynamic performances at high frequency are improved. The DAC uses the design in 0.25um CMOS process technology. Its die size is 4.84 mm × 4.9mm. High-frequency broadband SFDR>63dBc@Fout=(331/1024) × 400 MHz & Fsample =400MHz;
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
