负电容铁电器件温度效应的全耦合模拟

A. Raol, Tom Jiao, Chandana Shashidhara, H. Wong
{"title":"负电容铁电器件温度效应的全耦合模拟","authors":"A. Raol, Tom Jiao, Chandana Shashidhara, H. Wong","doi":"10.1109/LAEDC51812.2021.9437945","DOIUrl":null,"url":null,"abstract":"In this paper, fully-coupled Landau–Khalatnikov (LK) and semiconductor equations are solved in a fully coupled manner to study the temperature effect on negative capacitance (NC) in ferroelectric (FE) devices. The validity of the framework is carefully verified with analytical calculations. LK parameters are calibrated to experiment. The temperature effects (100K to 500K) on the FE capacitors and FE junctionless double-gate field-effect transistor (FE-JL-DG-FET) without an internal metal gate are studied. It is found that the FE effect on negative capacitance increases at a lower temperature in both FE capacitor and FET. High dielectric constant (dielectric constant, εox = 39) oxide is required to achieve super-steep subthreshold slope (2.9mV/dec) in 300K. If regular silicon dioxide (εox = 3.9) is used, a temperature as low as 100K is required to maintain the NC effect. It is also found that at high VD, the NC effect disappears earlier than low VD.","PeriodicalId":112590,"journal":{"name":"2021 IEEE Latin America Electron Devices Conference (LAEDC)","volume":"146 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-04-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Fully-Coupled Simulation of the Temperature Effect on Negative Capacitance Ferroelectric Devices\",\"authors\":\"A. Raol, Tom Jiao, Chandana Shashidhara, H. Wong\",\"doi\":\"10.1109/LAEDC51812.2021.9437945\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, fully-coupled Landau–Khalatnikov (LK) and semiconductor equations are solved in a fully coupled manner to study the temperature effect on negative capacitance (NC) in ferroelectric (FE) devices. The validity of the framework is carefully verified with analytical calculations. LK parameters are calibrated to experiment. The temperature effects (100K to 500K) on the FE capacitors and FE junctionless double-gate field-effect transistor (FE-JL-DG-FET) without an internal metal gate are studied. It is found that the FE effect on negative capacitance increases at a lower temperature in both FE capacitor and FET. High dielectric constant (dielectric constant, εox = 39) oxide is required to achieve super-steep subthreshold slope (2.9mV/dec) in 300K. If regular silicon dioxide (εox = 3.9) is used, a temperature as low as 100K is required to maintain the NC effect. It is also found that at high VD, the NC effect disappears earlier than low VD.\",\"PeriodicalId\":112590,\"journal\":{\"name\":\"2021 IEEE Latin America Electron Devices Conference (LAEDC)\",\"volume\":\"146 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-04-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE Latin America Electron Devices Conference (LAEDC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/LAEDC51812.2021.9437945\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE Latin America Electron Devices Conference (LAEDC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/LAEDC51812.2021.9437945","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文以全耦合的方式求解了全耦合的Landau-Khalatnikov (LK)方程和半导体方程,研究了温度对铁电器件负电容(NC)的影响。通过分析计算仔细验证了该框架的有效性。对LK参数进行了标定。研究了温度(100K ~ 500K)对FE电容器和无内部金属栅极的FE无结双栅场效应晶体管(FE- jl - dg - fet)的影响。结果表明,在较低的温度下,FE对负电容的影响增大。在300K条件下,需要高介电常数(介电常数εox = 39)的氧化物才能实现超陡的亚阈值斜率(2.9mV/dec)。如果使用普通的二氧化硅(εox = 3.9),则需要低至100K的温度来保持NC效果。在高VD下,NC效应比低VD时消失得更早。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Fully-Coupled Simulation of the Temperature Effect on Negative Capacitance Ferroelectric Devices
In this paper, fully-coupled Landau–Khalatnikov (LK) and semiconductor equations are solved in a fully coupled manner to study the temperature effect on negative capacitance (NC) in ferroelectric (FE) devices. The validity of the framework is carefully verified with analytical calculations. LK parameters are calibrated to experiment. The temperature effects (100K to 500K) on the FE capacitors and FE junctionless double-gate field-effect transistor (FE-JL-DG-FET) without an internal metal gate are studied. It is found that the FE effect on negative capacitance increases at a lower temperature in both FE capacitor and FET. High dielectric constant (dielectric constant, εox = 39) oxide is required to achieve super-steep subthreshold slope (2.9mV/dec) in 300K. If regular silicon dioxide (εox = 3.9) is used, a temperature as low as 100K is required to maintain the NC effect. It is also found that at high VD, the NC effect disappears earlier than low VD.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信