使用集成的agilent和cadence EDA工具实现最佳实践RF和混合信号设计的RFIC负载拉仿真

Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03 Pub Date : 2003-06-01 DOI:10.1109/MSE.2003.1205262

J. Mukherjee, J. Parry, W. Dai, P. Roblin, S. Bibyk, Jongsoo Lee

{"title":"使用集成的agilent和cadence EDA工具实现最佳实践RF和混合信号设计的RFIC负载拉仿真","authors":"J. Mukherjee, J. Parry, W. Dai, P. Roblin, S. Bibyk, Jongsoo Lee","doi":"10.1109/MSE.2003.1205262","DOIUrl":null,"url":null,"abstract":"This paper describes the use of the newly developed Cadence to ADS dynamic link in loadpull simulations for BiCMOS RFIC design in a University environment. The process described here helps a designer achieve an integrated design environment where both RF design and traditional VLSI design principles can be applied in an integrated manner.","PeriodicalId":137611,"journal":{"name":"Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03","volume":"12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"RFIC loadpull simulations implementing best practice RF and mixed-signal design using an integrated agilent and cadence EDA tool\",\"authors\":\"J. Mukherjee, J. Parry, W. Dai, P. Roblin, S. Bibyk, Jongsoo Lee\",\"doi\":\"10.1109/MSE.2003.1205262\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes the use of the newly developed Cadence to ADS dynamic link in loadpull simulations for BiCMOS RFIC design in a University environment. The process described here helps a designer achieve an integrated design environment where both RF design and traditional VLSI design principles can be applied in an integrated manner.\",\"PeriodicalId\":137611,\"journal\":{\"name\":\"Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03\",\"volume\":\"12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2003-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MSE.2003.1205262\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MSE.2003.1205262","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

本文介绍了在大学环境下，利用新开发的Cadence to ADS动态链接对BiCMOS RFIC设计进行负载拉仿真。这里描述的过程有助于设计人员实现集成设计环境，其中RF设计和传统VLSI设计原则可以以集成的方式应用。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

RFIC loadpull simulations implementing best practice RF and mixed-signal design using an integrated agilent and cadence EDA tool

This paper describes the use of the newly developed Cadence to ADS dynamic link in loadpull simulations for BiCMOS RFIC design in a University environment. The process described here helps a designer achieve an integrated design environment where both RF design and traditional VLSI design principles can be applied in an integrated manner.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings 2003 IEEE International Conference on Microelectronic Systems Education. MSE'03

自引率

0.00%

发文量