C. Boit, J. Jatzkowski, F. Altmann, M. DiBattista, S. Silverman, G. Zwicker, N. Herfurth, E. Amini, J.-P. Seifert
{"title":"集成电路超薄背面-一个需要熟练样品制备的真正纳米级故障隔离机会的领域","authors":"C. Boit, J. Jatzkowski, F. Altmann, M. DiBattista, S. Silverman, G. Zwicker, N. Herfurth, E. Amini, J.-P. Seifert","doi":"10.1109/IPFA55383.2022.9915783","DOIUrl":null,"url":null,"abstract":"The backside approach of contactless fault isolation (CFI) was comfortable as long as it could be carried out with Near Infra-Red (NIR) optical techniques. But even with a solid immersion lens (SIL), the resolution was limited to ~180nm, corresponding to ca. 40nm node integrated circuit (IC) technologies. However, with failure analysis (FA) experience and circuit simulation, it was still successful down to 14 nm FinFET technology. There are several attempts to keep optical CFI competitive because the FA community has enormous experience to read and interpret the obtained signals. Two major strategies are out to save optical CFI for smaller nanoscale IC technologies: (1) shorter wavelength increases resolution by practically max. 2X, but then optical absorption is increasing by orders of magnitude so bulk silicon has to get very thin, and (2) sticking to NIR resolution and work with the signal mix coming from ca. 10 FETs inside the optical spot, requiring an increasing level of circuit and device knowledge involving big data and Artificial Intelligence/Machine Learning (AI/ML).Here, another way out will be presented: (3) fault isolation techniques with real nanoscale resolution like e-beam probing, backside nanoprobing and even near-field optical microscopy are possible if only the back surface of the IC is very close to the active device. This Ultra-Thin Silicon Back Surface (UTSBS) has already been explored to a certain extent. This work shows an overview about the results that are available and the still open field of opportunities. These techniques also support CFI in 3D systems. The sample preparation is very challenging as it has to get down very close to the device of interest but gives more degrees of freedom as only local planarity in a trench is required. No space for a SIL has to be created and the imaging or probing techniques have a long working distance.So, the ultra-thinning may be only necessary in local area, offering a number of preparation solutions consisting of mainly FIB trenching and laser etching. They can as well be composed of these techniques. It will also be presented how beneficial chemical mechanical polishing (CMP) can be.","PeriodicalId":378702,"journal":{"name":"2022 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)","volume":"32 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-07-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"The IC Ultra-Thin Back Surface - A Field of Real Nanoscale Fault Isolation Opportunities Requiring a Skillful Sample Preparation\",\"authors\":\"C. Boit, J. Jatzkowski, F. Altmann, M. DiBattista, S. Silverman, G. Zwicker, N. Herfurth, E. Amini, J.-P. Seifert\",\"doi\":\"10.1109/IPFA55383.2022.9915783\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The backside approach of contactless fault isolation (CFI) was comfortable as long as it could be carried out with Near Infra-Red (NIR) optical techniques. But even with a solid immersion lens (SIL), the resolution was limited to ~180nm, corresponding to ca. 40nm node integrated circuit (IC) technologies. However, with failure analysis (FA) experience and circuit simulation, it was still successful down to 14 nm FinFET technology. There are several attempts to keep optical CFI competitive because the FA community has enormous experience to read and interpret the obtained signals. Two major strategies are out to save optical CFI for smaller nanoscale IC technologies: (1) shorter wavelength increases resolution by practically max. 2X, but then optical absorption is increasing by orders of magnitude so bulk silicon has to get very thin, and (2) sticking to NIR resolution and work with the signal mix coming from ca. 10 FETs inside the optical spot, requiring an increasing level of circuit and device knowledge involving big data and Artificial Intelligence/Machine Learning (AI/ML).Here, another way out will be presented: (3) fault isolation techniques with real nanoscale resolution like e-beam probing, backside nanoprobing and even near-field optical microscopy are possible if only the back surface of the IC is very close to the active device. This Ultra-Thin Silicon Back Surface (UTSBS) has already been explored to a certain extent. This work shows an overview about the results that are available and the still open field of opportunities. These techniques also support CFI in 3D systems. The sample preparation is very challenging as it has to get down very close to the device of interest but gives more degrees of freedom as only local planarity in a trench is required. No space for a SIL has to be created and the imaging or probing techniques have a long working distance.So, the ultra-thinning may be only necessary in local area, offering a number of preparation solutions consisting of mainly FIB trenching and laser etching. They can as well be composed of these techniques. It will also be presented how beneficial chemical mechanical polishing (CMP) can be.\",\"PeriodicalId\":378702,\"journal\":{\"name\":\"2022 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)\",\"volume\":\"32 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-07-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IPFA55383.2022.9915783\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPFA55383.2022.9915783","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
The IC Ultra-Thin Back Surface - A Field of Real Nanoscale Fault Isolation Opportunities Requiring a Skillful Sample Preparation
The backside approach of contactless fault isolation (CFI) was comfortable as long as it could be carried out with Near Infra-Red (NIR) optical techniques. But even with a solid immersion lens (SIL), the resolution was limited to ~180nm, corresponding to ca. 40nm node integrated circuit (IC) technologies. However, with failure analysis (FA) experience and circuit simulation, it was still successful down to 14 nm FinFET technology. There are several attempts to keep optical CFI competitive because the FA community has enormous experience to read and interpret the obtained signals. Two major strategies are out to save optical CFI for smaller nanoscale IC technologies: (1) shorter wavelength increases resolution by practically max. 2X, but then optical absorption is increasing by orders of magnitude so bulk silicon has to get very thin, and (2) sticking to NIR resolution and work with the signal mix coming from ca. 10 FETs inside the optical spot, requiring an increasing level of circuit and device knowledge involving big data and Artificial Intelligence/Machine Learning (AI/ML).Here, another way out will be presented: (3) fault isolation techniques with real nanoscale resolution like e-beam probing, backside nanoprobing and even near-field optical microscopy are possible if only the back surface of the IC is very close to the active device. This Ultra-Thin Silicon Back Surface (UTSBS) has already been explored to a certain extent. This work shows an overview about the results that are available and the still open field of opportunities. These techniques also support CFI in 3D systems. The sample preparation is very challenging as it has to get down very close to the device of interest but gives more degrees of freedom as only local planarity in a trench is required. No space for a SIL has to be created and the imaging or probing techniques have a long working distance.So, the ultra-thinning may be only necessary in local area, offering a number of preparation solutions consisting of mainly FIB trenching and laser etching. They can as well be composed of these techniques. It will also be presented how beneficial chemical mechanical polishing (CMP) can be.